Emc Corporation

Eric J Bruno

Brian K Campbell

Ofer Porat

Jane Xu

Paul C Wilson

A system interface having a cache memory and a plurality of directors. Each one of the plurality of directors includes a data pipe coupled between an input of such one of the directors. The data pipe includes a data pipe memory and a data pipe memory controller for controlling the data pipe memory. Each one of the directors includes microprocessor coupled to the data pipe memory controller. The system includes a switching network coupled to the cache memory to transfer data between the memory and: (a) the input of a selected one of the plurality of directors through the data pipe memory; (b) the microprocessor and the data pipe memory through the data pipe memory controller of a selected one of the plurality of directors; and (c) the microprocessor and the data pipe memory controller while by-passing the data pipe memory of a selected one of the plurality of directors.

Data storage system

A system and method are provided for transferring data appended with a tag indicating whether the transmit data is data allowed to be re-transmitted or inhibited from being re-transmitted to a memory section. A buffer is fed with the transmit data from a data source for transmit data to the memory section. A receiver is receives data from the memory section and checks such received data for errors. Either the transmit data from the data source is coupled to the memory section in absence of a detected error or the data in the buffer is coupled to the memory section when an error has been detected and the data has been tagged with an indication that the transmit data is data allowed to be re-transmitted; selectively.

Growing community of inventors

Marlborough, MA, United States of America

Eric J Bruno