St-ericsson Sa

Eric Cerato

Lionel Sinegre

An interfacing circuit comprising a First In First Out (FIFO) memory for exchanging data between a 'data producer device' and a 'data consumer device'. The FIFO memory is controlled by first write control signals (WR, CLK_WR) and second read control signals (ENABLE, Clk_Rd). The interfacing circuit further includes: a redundancy filter () for receiving a sequence of N data (Y, Y, Y. . . Y) to be stored within said FIFO, and for generating a redundancy control word representative of the presence of consecutive identical data within said sequence; means () for controlling said first and said second control signals of said FIFO for the purpose of preventing the storage into said FIFO of multiple consecutive identical data and more important to make possible to accelerate the average speed of the data flux going to the &#x201c;data consumer device&#x201d; without need to accelerate the clocking of the memory feeding the said FIFO thanks to increase of efficiency of transfers due to redundancy filtering.

Interfacing circuit comprising FIFO storage in order to determine when to prevent multiple consecutive non-identical data based on difference threshold

Growing community of inventors

Magagnosc, France

Eric Cerato