Ceva D.s.p. Ltd.

Erez Bar-Niv

David Dahan

Gil Drori

Omri Eisenbach

Omir Eisenbach

A system having at least one breakpoint generating module and a core processor and method for providing mutual breakpoint capabilities to at least one breakpoint generating module and a core processor in a computing device. Each breakpoint generating module is capable of generating a first breakpoint message for allowing operation of the core processor and each breakpoint generating module to be halted. A second breakpoint message allows operation of the core processor to be halted. The second breakpoint message corresponds to the first breakpoint message. In addition, the core processor generates a third breakpoint message for allowing operation of the core processor and each breakpoint generating module to be halted.

Growing community of inventors

Pardesiya, Israel

Erez Bar-Niv