Sharp Kabushiki Kaisha Corporation

Eiichi Takakura

Shuji Saito

Takayoshi Yamaguchi

Michiyuki Sugino

Soichi Iwamura

Mamoru Takaya

Tadashi Itsumi

Akiyoshi Nagawo

Takaaki Kato

Provided is a liquid crystal display device wherein it is possible to specifically prevent the pseudo contouring of an area in which an image having a large motion vector is displayed, such as a telop area. A telop area (R) (an example of a component image area) in which the motion vector is set in advance and which has a magnitude greater than or equal to a predetermined magnitude is detected. The intermittent lighting timing of an illumination portion is controlled in a manner such that the turn-off period having a predetermined length is set between the point in which the detected telop area (R) writes a video signal to a liquid crystal element and the point in which the liquid crystal element responds.

Liquid crystal display device

In a recording and reproducing apparatus for recording and reproducing video data, includes: a shuffling memory (); a writing means for writing video data into the shuffling memory in accordance with the synchronizing signal and a write reference clock signal in synchronization with the video data; and a reading means for reading out the video data from the shuffling memory in accordance with a synchronizing signal and a stabilized read reference clock which is asynchronous with the write clock signal.

Recording and reproducing apparatus

When the length of the vertical synchronizing signal constantly differs from that of the standard signal, writing of data into the shuffling memory and readout of data therefrom are asynchronous so that overwriting and mixture of data will occur. To deal with this a memory for three frames is used for the shuffling memory. This makes it possible to effect shuffling without causing data mixture.

In a digital VCR, which carries out bit rate reduction coding of digital video signals for magnetically recording and reproducing the same, a plurality of blocks each including the digital video signal of a plurality of pixels are formed, and the digital video signals are encoded for each block. A code amount is controlled so that the code amount may be constant on the basis of one or more of the plurality of blocks, and encoding is carried out for correcting a possible error, whereby error correction blocks are formed. The error correction blocks are rearranged so that the error correction blocks included in the blocks, which are adjacent to each other in a screen, may be adjacent to each other on a recording medium, and the data for three rectangular regions, which are obtained by trisecting the screen with respect to the horizontal direction, may be recorded in corresponding three tracks. Thereby, mosaic deformation in a reproduced picture can be prevented.

Digital recording and/or reproducing apparatus which rearranges error correction blocks representing video signal and corresponding to data blocks of image represented by video signal

In an apparatus of digitally recording and reproducing video signals, when video signal data in one image frame is divided into a multiple-number of parts (N-parts) by dividing the image frame into N-divided rectangular regions and the N-parts of data are recorded on respective N tracks, each rectangular region is divided into blocks each having a multiple number of pixels and the thus generated blocks is subjected to a bit reduction coding operation. In recording the blocks, each of blocks are recorded onto a corresponding track in such a sequence that the blocks are scanned in a reciprocating manner along short-side directions of the rectangular region on the image frame. When the data is reproduced in a varied speed playback mode, the data are modified by every short-side row of blocks to thereby provide a high-quality playback picture at the varied speed.

Apparatus of digitally recording and reproducing video signals

Digital recording and/or reproducing apparatus which rearranges error

In a digital VTR that carries out magnetic recording and reproduction by bit rate reduction coding a digital video signal, a fixed length block is formed by controlling the code amount of a large block including a plurality of small blocks located distant from each other on a screen at the time of recording. The fixed length block is divided into a plurality of recording blocks so that the main components of respective small blocks are included separately on the recording blocks. The recording blocks are rearranged so that recording blocks including the main components of small blocks adjacent on a screen are also adjacent on a recording medium. Thus, the possibility of deviation in the information amount of each large block is suppressed to improve efficiency of bit rate reduction coding, and to obtain a high speed reproduced picture of high quality.

Digital recording and/or reproduction apparatus of video signal

In a digital VTR that carries out magnetic recording and reproduction by bit rate reduction coding a digital video signal, a fixed length block is formed by controlling the code amount of a large block including a plurality of small blocks located distant from each other on a screen at the time of recording. The fixed length block is divided into a plurality of recording blocks so that the main components of respective small blocks are included separately on the recording blocks, whereby error correction is applied to form a plurality of error correction blocks. The error correction blocks are rearranged so that recording blocks including the main components of small blocks adjacent on a screen are also adjacent on a recording medium. Thus, the possibility of deviation in the information amount of each large block is suppressed to improve efficiency of bit rate reduction coding, and to obtain a high speed reproduced picture of high quality.

A magnetic reproducing head amplifier includes a differential amplifier referred to as one of these three types: a balanced input type, a balanced output type, or a balanced input/output type. The amplifier has at least one positive feedback circuit for passing a positive feedback current to the differential amplifier, and at least one negative feedback circuits for passing a negative feedback current to the differential amplifier and is configured so that a positive feedback and a negative feedback are simultaneously performed by the positive feedback circuit as well as the negative feedback circuit. A resonance peak characteristic at the input part of the differential amplifier is dumped by the negative feedback current, and therefore a frequency characteristic as well as a group delay characteristic of the output of the differential amplifier becomes flattened. Moreover, the use of the positive feedback current from the positive feedback circuit permits the charging current from the signal source to the input capacitance of the differential amplifier to be reduced, that is to say, an effective input capacitance is reduced, and thereby a resonance frequency at the input part of the differential amplifier can be shifted to the vicinity of the upper limit of the transmission band. Consequently, a stable amplification operation can be achieved for FM carriers for carrying wide frequency signals, such as HDTV signals.

Growing community of inventors

Nagareyama, Japan

Eiichi Takakura