Springsoft, Inc.

Other

Arcadia Design Systems, Inc.

Duan-Ping Chen

Ming Yang Wang

Hung Chun Chiu

Neu Choo Ngui

Sweyyan Shei

Tsu-Wei Ku

Wei-Kong Chia

Scot A Woodward

Yung-Hung Wang

Swey Yan Shei

A synthesizer processes a register transfer level (RTL) netlist description of a circuit to produce a non-optimized gate level netlist preserving all signals referenced by the RTL netlist. The gate level netlist is then processed to identify the circuit's memory devices and to determine logical relationships between its internal signals (all signals other than circuit and memory device input and output signals) and its other signals (circuit and memory device input and output signals). The synthesizer then again processes the RTL netlist to produce an optimized gate level netlist that preserves the identified memory devices, but which omits reference to some or all of the internal signals. A circuit verification system then processes the optimized gate level netlist to produce waveform data representing time-varying behavior of the other signals of the circuit. The waveform data is then processed to produce additional waveform data representing behavior of the internal signals referenced by the RTL netlist in accordance with the determined logical relationships between the internal signals and the other signals.

Circuit emulation and debugging method

A co-verification system includes a computer programmed to act as a simulator for simulating behavior of a first portion of an electronic device under test (DUT) by acquiring, processing and generating data representing DUT signals. The co-verification system also includes emulation resources programmed to emulate a second portion of the DUT by receiving, processing and generating emulation signals representing DUT signals. The signals of the DUT are mapped to separate addresses within a memory space, and the simulator controls and reads states of emulation signals by writing data to and reading data from addresses of the memory space states mapped to the DUT signals the emulation signals represent. The computer and the emulation resources are also programmed to implement transactors communicating with one another through a packet routing network. The transactors set states of the emulation signals when the simulator writes to memory space addresses and for reading states of the emulation signals. The transactors monitor states of emulation signals and return data indicating those states to the simulator when the simulator reads memory space addresses mapped to DUT signals represented by the emulation signals.

Method of programming a co-verification system

The invention discloses a relative structure placement of datapath of cell instances in a column structure, a row structure, or an array structure. To encourage placement of a desirable structure, pseudo cells, pseudo pins, and pseudo nets are selected to be placed at certain locations with respect to real cell instances. The end result produces a cluster of real cell instances that form a desirable structure while minimizing the length of nets. The invention further discloses a non-uniform partitioning of a density map for calculating a force update vector. The partitioning is taken over a region A to compute Riemann sum approximations of a function F over the region A. A force update vector is calculated for a given cell instance within the region A where neighboring cell instances have an exponentially larger grid size as cell instances extend further away from the given cell instance.

Method and apparatus of relative datapath cell placement with structure bonding

A logic circuit simulator includes a set of programmable logic devices (PLDs) having input/output terminals connected to a hold and switch (HAS) device via a parallel bus. Each PLD includes an addressable input register for receiving and storing input data conveyed on the parallel bus and an addressable output buffer for placing its output data on the parallel bus. On each pulse of an input design clock signal each PLD simulates a separate portion of the logic, producing each bit of its output data as a logical combination of bits of its stored input data. Between design clock pulses, the HAS device successively acquires output data produced by the PLDs, rearranges the PLD output data to produce new input data for each PLD, and then successively transmits the new PLD input data words to the appropriate PLDs for storage in their input registers. The process is repeated for each cycle of the design clock signal.

High speed logic circuit simulator

Growing community of inventors

San Jose, CA, United States of America

Duan-Ping Chen