Amazon Technologies, Inc.

Dror Fleischmann

Erez Izenberg

Guy Nakibly

Said Bshara

Avigdor Segal

Jonathan Cohen

A wake-up management circuit for implementation in circuit boards with multiple processors is disclosed. The wake-up management circuit utilizes hardware resources to generate a wake-up signal for a processor in a low power mode when traffic intended for the processor is received by the wake-up management circuit. The wake-up management circuit is configured to generate a wake-up signal for a specific processor when address information in a data packet received by the wake-up management circuit indicates that the data packet is intended for the specific processor (e.g., the specific processor is the destination for the data packet).

Growing community of inventors

Ramat Gan, Israel

Dror Fleischmann