Samsung Electronics Co., Ltd.

Doo-hyun Kim

Si-hwa Lee

Do-Hyung Kim

Do-hyung Kim

Sang-Wan Nam

Dae-seok Byeon

Chi-Weon Yoon

Hyun-sang Park

Hyun-Sang Park

Joon-ho Song

Hye-Yun Kim

Jae-Hyun Kim

Jae-hyun Kim

Dmitri Birinov

Sang-jo Lee

Il-Han Park

Sang-Soo Park

Jong-Hoon Lee

Jae-sung Park

Ki-won Yoo

Ho-Chul Hwang

Sang-kwon Na

In-So Kweon

Jun-Soo Lee

Byeong-Jun Kim

Joo-Hee Kim

Disclosed is a method of executing a decoding command. A method of executing a decoding command includes acquiring the decoding command, determining a type of an executable operation on the basis of the acquired decoding command, and performing any one of an operation of storing context information about an encoded symbol and an operation of decoding the encoded symbol on the basis of the determination result.

Method and apparatus for executing decoding command, method and apparatus for generating decoding command, and recording medium

A processing apparatus has a processor including a first memory. The processor divides a frame in video content into a plurality of coding units (CUs), and encodes the plurality of CUs in a diagonal direction to generate an encoded frame, wherein when a first CU is encoded based on a first encoding type, the processor is further configured to load, from a second memory, a first partial region of a reference frame corresponding to first position information of the first CU to the first memory and encode the first CU based on the first partial region of the reference frame loaded from the second memory, and wherein, when the first CU is encoded based on a second encoding type, the processor is further configured to encode the first CU based on a first reference pixel value corresponding to the first position information of the first CU from the first memory.

Processing apparatuses and controlling methods thereof

A processor includes: at least one operator; and at least one macro instruction processing unit configured to share the at least one operator, wherein the at least one macro instruction processing unit is configured to execute a macro instruction with respect to input data by using the at least one operator to output result data, and to control the at least one operator to perform an operation included in the macro instruction, and the at least one macro instruction processing unit comprises: a scheduler configured to manage schedules of the at least one operator and output input data and a control signal to the at least one operator; and a controller configured to control the scheduler to execute the macro instruction and to receive the result data from the scheduler.

Method and apparatus for processing macro instruction using one or more shared operators

Provided is a method of operating a nonvolatile memory device including a memory cell array connected to a plurality of lines. The method may include performing a first loop including a first recovery section having a first operation time period, on a first line of the plurality of lines by applying a first voltage for a time period, wherein the first voltage is discharged with a first slope, and performing a second loop after the first loop including a second recovery section having a second operation time period that is different from the first operation time period, on the first line by applying a second voltage for a time period, wherein the second voltage is discharged with a second slope less than the first slope.

Nonvolatile memory device for varying a recovery section and operating method thereof

Restoring an image is achieved by restoring a block by executing at least one first restoring function and at least one second restoring function. The first restoring function may be implemented using software, and the second restoring function may be implemented using hardware. By assigning restoring functions to be either first restoring functions or second restoring functions, even an image having high resolution can be restored and reproduced in real-time.

Apparatus and method of restoring image

A soft erase method of a memory device including applying a program voltage to a first memory cell in at least one of program loops when a plurality of program loops are performed to program the first memory cell into a Nprogramming state, wherein the first memory cell is included in a selected memory cell string connected to a selected first bit line and is connected to a selected word line; and soft erasing a second memory cell by applying, in a first verification interval, a read voltage for verifying a programming state of the first memory cell to the selected word line and applying a first prepulse to a gate of a string select transistor of each of a plurality of unselected memory cell strings connected to the first bin line and a plurality of unselected memory cell strings connected to an unselected second bit line.

Programming method of a nonvolatile memory device and a method thereof

Disclosed is a method of recording variable size data. A first processor receives, from a second processor, a read parameter including information on a read address value of data which has been read by the second processor and is stored in an external memory, compares the read address value acquired from the received read parameter and a record address value for data previously recorded in the external memory by the first processor, and determines whether or not the first processor is to transmit data to the second processor on the basis of the comparison result.

Method and processor for recording variable size data, and method, processor and recording medium for reading variable size data

A memory device is provided as follows. A memory cell region includes a plurality of blocks, each block including a plurality of NAND strings. A control logic divides the plurality of blocks into a plurality of block regions based on a smaller distance of a first distance with respect to a first edge of the memory cell region and a second distance with respect to a second edge of the memory cell region and controls an operation performed on the memory cell region using a plurality of bias sets of operation parameters for the operation. Each bias set is associated with one of the block regions.

Memory device, memory system and method of operating memory device

The present disclosure provides an electronic device and method for playing image data. The method for playing back image data in an electronic device includes storing an audiovisual (A/V) data for a predetermined period of time in a memory of the electronic device. The electronic device plays back the A/V data, wherein upon playing back, by the electronic device, the A/V data comprises analyzing an audio signal of the A/V data dynamically to select one of a plurality of sound effects based on the analyzed audio signal. The A/V data is played back by applying the selected sound effect to at least a part of the A/V signal.

Electronic device and method for playing back image data

An image encoding and/or decoding apparatus and method are provided. The image encoding apparatus includes: a transform unit removing spatial redundancy by transforming an original image being input; an allowable noise obtaining unit obtaining an allowable noise from the original image; a quantization parameter determination unit determining a quantization parameter by using the allowable noise; a quantization unit generating a quantized coefficient, by quantizing a transform coefficient provided from the transform unit by using the quantization parameter; and an entropy encoding unit entropy encoding the quantized coefficient to remove statistical redundancy.

Apparatus for encoding and decoding image and method thereof

Provided are a method and apparatus for buffering image data for motion compensation. One of two buffers of a double register array buffer, i.e., a first buffer, is selected as a buffer in which data corresponding to a row of a block of an image is to be written and the other of the double register array buffer is selected as a buffer from which data corresponding to another row of the block is to be read, thereby speeding up motion compensation processing when compared with the use of a single register array buffer.

Double register array buffer for motion compensation

Provided are a method and apparatus for compensating motion of a moving image. The method includes calculating a pixel value of a pixel located between pixels of a reference image corresponding to a current image based on pixel values of the pixels of the reference image by using at least one method from among a plurality of methods, such as a vertical linear filtering, a horizontal linear filtering, and a cubic filtering, of interpolating the pixels of the reference image according to codec information indicating one of a plurality of codecs, such as MPEG4, H.264/AVC, and VC1, and restoring the current image by adding motion compensation data, including the calculated pixel value, and a difference between the reference image and the current image.

Growing community of inventors

Seoul, South Korea

Doo-hyun Kim