Samsung Electronics Co., Ltd.

Industry-University Cooperation Foundation Hanyang University

Dongju Yang

Jaeduk Han

Dongho Choi

Kwanghee Choi

Hyeongmin Seo

Youngho Kwak

Yongho Song

Gaeryun Sung

A clock data recovery circuit includes a phase-locked loop configured to generate a plurality of clock signals having unequal phases relative to each other, in response to a received clock signal, and a phase interpolator configured to interpolate phases of the plurality of clock signals during generation of multiphase sampling clock signals. A sampling clock adjustment circuit is also provided, which is configured to generate a plurality of data symbols by sampling a received data signal at sampling time points of the multiphase sampling clock signals, and further configured to: detect, from the plurality of data symbols, a first data pattern set to have a transition point immediately before a first reference data symbol, and a second data pattern set to have a transition point immediately after a second reference data symbol, detect a first signal level of the first data pattern at a sampling time point for sampling the first reference data symbol, detect a second signal level of the second data pattern at a sampling time point for sampling the second reference data symbol, and adjust phases of the multiphase sampling clock signals according to a result of comparing the first signal level to the second signal level.

Clock data recovery circuits and electronic systems that support data-based clock recovery

Growing community of inventors

Seoul, South Korea

Dongju Yang