International Business Machines Corporation

Lenovo (singapore) Pte. Ltd.

Council of Scientific & Industrial Research

Dipankar Das Sarma

Paul Edward McKenney

Vaidyanathan Srinivasan

Pradipta Kumar Banerjee

Aneesh K Kizhake Veetil

Bulent Abali

Jeffrey Owen Kephart

Canturk Isci

Suzanne K McIntosh

Orran Yaakov Krieger

Maneesh Soni

Paul F Russell

Amit Merchant

Jonathan Appavoo

Charles Robert Lefurgy

Vivek Kashyap

Satishchandra Balkrishna Ogale

Srivatsa Vaddagiri

Ankita Garg

Abhimanyu Singh Rana

Vishal Prabhakar Thakare

Anil Kumar Puri

A system and method for providing quality of service during live migration includes determining one or more quality of service (QoS) specifications for one or more virtual machines (VMs) to be live migrated. Based on the one or more QoS specifications, a QoS is applied to a live migration of the one or more VMs by controlling; resources including at least one of live migration network characteristics and VM execution parameters.

Live virtual machine migration quality of service

A system and method for providing quality of service during live migration includes determining one or more quality of service (QoS) specifications for one or more virtual machines (VMs) to be live migrated. Based on the one or more QoS specifications, a QoS is applied to a live migration of the one or more VMs by controlling resources including at least one of live migration network characteristics and VM execution parameters.

In an approach to collecting and processing performance metrics, one or more computer processors assign an identifier corresponding to a first workload associated with a first virtual machine. The one or more computer processors record resource consumption data of at least one processor at a performance monitoring interrupt. The one or more computer processors create a relational association of the first workload and the first virtual machine to the resource consumption data of the at least one processor. The one or more computer processors determine if the first workload is complete. Responsive to determining that the first workload is not complete, the one or more computer processors calculate a difference in recorded resource consumption data between the performance monitoring interrupt and a previous performance monitoring interrupt.

Software based collection of performance metrics for allocation adjustment of virtual resources

A scheduler allocating a task to a socket, where the socket comprises a plurality of processor cores and a micro code engine. The scheduler receives metrics from the micro code engine, where the metrics are calculated by the micro code engine based on data receive from an event counter located on each of the plurality of processor cores. The scheduler determines whether a socket level load is below a socket threshold. Based on determining that the socket level load is below the socket threshold value, the scheduler determines whether a core level load is below a core threshold value. Based on determining that the core level load is below the core threshold value, the scheduler determines whether there is an available thread and based on determining that there is an available thread, the scheduler assigns the task to the available thread.

Run time task scheduling based on metrics calculated by micro code engine in a socket

The present invention discloses highly sensitive magnetic heterojunction device consisting of a composite comprising ferromagnetic (LaSrMnO) LSMO layer with ultra-thin ferrimagnetic CoFeO(CFO) layer capable of giant resistive switching (RS) which can be tuned at micro tesla magnetic field at room temperature.

Highly sensitive magnetic tunable heterojunction device for resistive switching

Reduction of memory power consumption in virtual memory systems that have a combination of different types of physical memory devices working together in a system's primary memory to achieve performance with optimum reductions in power consumption by storing in the virtual memory in the kernel, topology data for each of the different memory devices used.

Management to reduce power consumption in virtual memory provided by plurality of different types of memory devices

A method, system and computer program product for managing requests for deferred updates to shared data elements while minimizing grace period detection overhead associated with determining whether pre-existing references to the data elements have been removed. Plural update requests that are eligible for grace period detection are buffered without performing grace period detection processing. One or more conditions that could warrant commencement of grace period detection processing are monitored while the update requests are buffered. If warranted by such a condition, grace period detection is performed relative to the update requests so that they can be processed. In this way, grace period detection overhead can be amortized over plural update requests while being sensitive to conditions warranting prompt grace period detection.

Read-copy update system and method

A technique for optimizing program instruction execution throughput in a central processing unit core (CPU). The CPU implements a simultaneous multithreading (SMT) operational mode wherein program instructions associated with at least two software threads are executed in parallel as hardware threads while sharing one or more hardware resources used by the CPU, such as cache memory, translation lookaside buffers, functional execution units, etc. As part of the SMT mode, the CPU implements an autothread (AT) operational mode. During the AT operational mode, a determination is made whether there is a resource conflict between the hardware threads that undermines instruction execution throughput. If a resource conflict is detected, the CPU adjusts the relative instruction execution rates of the hardware threads based on relative priorities of the software threads.

Optimizing system throughput by automatically altering thread co-execution based on operating system directives

A co-operative mechanism in which a service processor and a host CPU (with an as running thereupon) work together to implement both power capping and utilization-based power savings, and with negligible side effects. Preferably, a 2-level modulation scheme is employed to undertake both power capping and energy savings simultaneously. Preferably, a frequency governor in the as running on a host processor saves power by modulating p-states based on a shared table, thus avoiding SMIs. The range of the p- I states in the shared table is adjusted to implement power capping in conjunction with power sensors in the system. This adjustment can be done either by a service processor, which can monitor total energy consumption, or an as or software running on the host processor, which can read energy consumption from the service processor and adjust the shared table.

Growing community of inventors

Karnataka, India

Dipankar Das Sarma