Oracle International Corporation

Dinesh Rajasavari Amirtharaj

Ali Vahidsafa

Alan Smith

Senthilkumar Diraviam

Yibin Xia

Mohd Jamil Mohd

Systems, methods, and other embodiments associated with providing a unified tool for performing design constraints generation and verification for circuit designs are described. In one embodiment, the unified tool reads design data and design intent information for a circuit design. The unified tool generates physical flow elements and verification flow elements of the circuit design, together and in dependence on each other, based, at least in part, on the design data and the design intent information.

Growing community of inventors

San Jose, CA, United States of America

Dinesh Rajasavari Amirtharaj