Infineon Technologies Ag

Dietmar Sträussnigg

Gerhard Paoli

Andreas Wiesbauer

Martin Clara

Stefano Marsili

Daniel Gruber

Richard Gaggl

Luis Hernandez

Gerhard Nössing

Manfred Kogler

Johannes Hohl

Stefan Matschitsch

The method is used for limiting the power of a transmission-end signal (x) compiled from a plurality of differently spread-coded signals. In this context, it is assumed that the quantity of spread codes used for the differently spread-coded signals is known as code engagement information (C). First, correction spread codes are selected by virtue of the engagement information (C) being evaluated. On the basis of the selected correction codes, a spread-coded correction signal (y') is formed which is overlaid with the compiled signal (x).

Method and circuit for limiting the power of a signal compiled from spread-coded signals

A method and a device for interpolating or decimating a signal is provided, the signal being processed by a plurality of signal processing means connected in series, which at least comprise means for increasing or reducing a clock rate of the signal and filtering means. To achieve adaptation to different operating modes or transmission standards, individual portions of the signal processing means connected in series can be bridged by bypasses. In addition, filtering parameters of the filtering means can be varied and factors, by which a clock rate of the signal is increased or reduced, can be changed.

Method and device for interpolating or decimating a signal

Clock signal jitter detection circuit for detecting a clock signal jitter in a reference clock signal (CLK), having a switched-capacitor reference digital-analogue converter () which is clocked by the reference clock signal (CLK) and which converts a digital input signal into a first current, a current-controlled digital-analogue converter () which is clocked by the reference clock signal (CLK) and which converts the digital input signal into a second current, and having a current integrator () which integrates the difference between the first current and the second current to produce a signal which indicates the clock signal jitter in the reference clock signal (CLK).

Apparatus and method for spectrally shaping a reference clock signal

A circuit arrangement for two-wire/four-wire conversion in a DMT system, which is connected to a digital reception path, a digital transmission path and also an analog transmission/reception path and which has nonlinear echo cancellation in the time domain of a signal and also linear echo cancellation in the frequency domain of the signal, furthermore comprises a device for adaptation of the nonlinearities in the frequency domain.

Non-linear echo cancellation in discrete multi-tone systems

An apparatus for transmitting charging signals on a data transmission path having a line impedance includes a driver device for setting a line voltage level that corresponds to the line impedance. The driver device is configured to provide, in response to a driver input voltage level, a driver output current and a driver output voltage level. A current detection unit provides a current signal indicative of the driver output current and a current signal matching unit receives the current signal from the current detection unit and adjusts a level of the current signal for further processing by a filter device and by a regulation device. A matching filter unit then matches the driver device to a data transmission path unit.

Growing community of inventors

Villach, Austria

Dietmar Sträussnigg