Samsung Electronics Co., Ltd.

Dharmendra Pandit

Won Seok Lee

Kwan-Yeob Chae

Jong-Ryun Choi

Sang-hoon Joo

Su-ho Kim

A duty control circuit including a clock input unit connected to a first node and a second node, the clock input unit receiving an input clock signal through the first node and changing a voltage of the second node to one of a first voltage level and a second voltage level in response to respective low and high logic levels of the input clock signal, a slew controller connected to the second node, the slew controller including one or more switches controlled by respective control signals, the one or more switches providing one of the first voltage level and the second voltage level to the second node in response to the control signals such that a slew rate of a signal at the second node is varied, and a clock output unit, the clock output unit outputting an output clock signal having a duty that varies.

Growing community of inventors

Yongin-si, South Korea

Dharmendra Pandit