Wuhan China Star Optoelectronics Technology Co., Ltd.

Dewei Song

Fei Ai

Jiyue Song

Guanghui Liu

Fan Gong

Yong Xu

Zhifu Li

Yuan Yan

Chengzhi Luo

Fei Al

Juncheng Xiao

Rui He

Jianfeng Yuan

Lisheng Li

Shiyu Long

Tao Ma

Guoheng Yin

Zhilin Wu

An array substrate and a display panel are provided. The array substrate includes an active layer. The active layer includes a channel portion and a doped portion. The doped portion includes a first doped layer and a second doped layer. The channel portion includes a first channel portion and a second channel portion. The first channel portion is connected to the first doped layer. The second channel portion is connected to the second doped layer. A part of the second channel portion overlaps with a part of the first doped layer, thus, a step-laminated structure is formed, and an overall performance of the device is improved.

Array substrate and display panel

Embodiments of the present disclosure provide an array substrate and a display panel. The array substrate includes a first active layer, a gate electrode, a gate insulating layer, a second active layer, and a source/drain metal layer. The first active layer is connected in parallel with the second active layer through a conductor layer. Through an active layer structure with two layers in parallel, an on-state current and mobility of equivalent carriers of a device are effectively improved, and a comprehensive performance of the device is improved.

Array substrate having an active layer structure with two layers in parallel and display panel having an active layer structure with two layers in parallel

A semiconductor device and an electronic device are provided. The semiconductor device includes an insulating substrate and a thin film transistor layer. The thin film transistor layer includes a first active layer and a first insulating layer disposed on the first active layer, and a convex portion is formed on the first insulating layer. The thin film transistor layer further includes a second active layer and a third active layer disposed on both sidewalls and an upper surface of the convex portion, one end of the first active layer is connected to the second active layer, and another end of the first active layer is connected to the third active layer.

Semiconductor device reducing channel length and electronic device with the same

A fingerprint collection device and a display panel are provided. The fingerprint collection device includes: a base substrate, a driving circuit layer, a first passivation layer, a photodiode, a second passivation layer, and an electrode layer. A first electrode portion is electrically connected to the photodiode through a second via. A second electrode portion is electrically connected to a first signal trace and a second signal trace through a third via and a fourth via to form a bridge structure. Since the third via, the fourth via, and the second via are formed in same process, one process can be saved.

Fingerprint collection device and display panel

A semiconductor device and an electronic device are provided. The semiconductor device includes an insulating substrate, and a non-planar layer disposed on the insulating substrate and including a non-planar structure. The non-planar structure includes a sidewall. An active pattern is configured with at least a part located on the sidewall of the non-planar structure. The active pattern includes a channel located on the sidewall. A ratio of a size of the non-planar structure in a thickness direction of the non-planar layer to a thickness of the active pattern is less than or equal to seven.

Semiconductor device and electronic device

An array substrate and a display panel are provided. The array substrate includes a substrate, an array layer, an inorganic insulation layer, a conductive electrode, a passivation layer, and a pixel electrode disposed in sequence. The array layer includes a source electrode and a drain electrode. A first via hole is defined in the array substrate. The first via hole penetrates the passivation layer and the inorganic insulation layer and exposes the drain electrode. The pixel electrode is connected to the drain electrode in the first via hole.

The present disclosure provides a vertical inverter and a semiconductor device including the vertical inverter, and the vertical inverter includes an insulation substrate, a first thin film transistor, and a second thin film transistor. By a layered arrangement of the first and second thin film transistors of the vertical inverter, more thin film transistors can be arranged within the limited space, so that the integration degree of the thin film transistors in the semiconductor device can be improved.

Vertical inverter and semiconductor device

Embodiments of the present disclosure provide a display panel and a display terminal. The display panel includes at least one ultraviolet sensing transistor and at least one control transistor disposed on a substrate, and a color film substrate including a light blocking unit; wherein the ultraviolet sensing transistor includes an ultraviolet absorbing layer, and an orthographic projection of the light blocking unit on the substrate covers an orthographic projection of the ultraviolet absorbing layer on the substrate. According to the embodiment of the present disclosure, the light blocking unit absorbs or blocks the visible lights to prevent the visible lights from entering into the ultraviolet absorbing layer.

Display panel and display terminal

A display panel and a manufacturing method thereof, and a display device are provided. The display panel includes a backlight module and an array substrate. The array substrate includes an insulation structure is located in the opening region. A first groove is defined at a side of the insulation structure away from the backlight module. A first insulation layer and a second insulation layer are filled in the first groove. The second insulation layer is located on a side of the first insulation layer close to the backlight module, and a refractive index of the second insulation layer is less than a refractive index of the first insulation layer.

Display panel and manufacturing method thereof, and display device

An array substrate, a display panel, and an electronic device are provided. The array substrate includes a substrate, a first conductive layer including a first connection part, a fourth insulating layer disposed on the first conductive layer and provided with a second via, and a second conductive layer disposed on the fourth insulating layer and in the second via. The second conductive layer includes a second electrode, and the second electrode is connected to the first connection part through the second via.

Array substrate, display panel, and electronic device

An array substrate, a display panel, and a display device are provided by the present application. The array substrate includes a base substrate; a light-sensitive component layer disposed on the base substrate, wherein a plurality of light-sensitive components are disposed at intervals in the light-sensitive component layer; and a first light-shielding layer disposed on the light-sensitive component layer. An orthographic projection of the first light-shielding layer on the base substrate partially overlaps with an orthographic projection of each of the light-sensitive components on the array substrate.

Array substrate, display panel, and display device

The present application discloses a display panel and an electrical terminal. The display panel includes: an underlay; an array driver layer located on the underlay and including a gate electrode layer and a source and drain electrode layer; a signal line including an adaptor portion located in the non-display region, wherein the adaptor portion includes a first wire section disposed in a same layer with the gate electrode layer, a second wire section disposed in a same layer with the source and drain electrode layer, and a bridge portion electrically connected to the first wire section and the second wire section; wherein the first wire section, the second wire section, and the bridge portion are disposed in different layers.

Display panel and electrical terminal

A touch array substrate and a manufacturing method thereof, wherein in the touch array substrate, an active layer, an insulating layer, a pixel electrode layer, a metal layer, a planarization layer, and a common electrode layer are sequentially disposed on the buffer layer. The active layer includes a first region corresponding to a source electrode and a second region corresponding to a drain electrode. The pixel electrode layer includes a plurality of base layers. The metal layer is correspondingly disposed on the base layers. The metal layer includes a touch signal line, a data line, and a gate electrode. The common electrode layer includes a touch electrode, the source electrode, and the drain electrode.

Touch array substrate and manufacturing method thereof

A light-sensitive sensor, an array substrate, and an electronic equipment are provided. The light-sensitive sensor includes a third metal layer, a second semiconductor layer, and a fourth metal layer. The third metal layer includes a second gate. The second semiconductor layer includes conductive portions, and the conductive portions are disposed at both ends of the second semiconductor layer. The fourth metal layer disposed on the second semiconductor layer, and the fourth metal layer includes a second source and a second drain.

Light-sensitive sensor, array substrate, and electronic equipment

The present application provides a display panel and a display device. The display panel includes an array substrate, a color filter substrate, and a colloid layer. The array substrate includes a thin film transistor layer and a passivation layer. The passivation layer includes at least one first connection element. The color filter substrate is disposed opposite to the array substrate. The colloid layer is arranged between the passivation layer and the color filter substrate, the colloid layer is connected to the first connection element, and the colloid layer and the first connection element couple the array substrate to the color filter substrate.

Growing community of inventors

Wuhan, China

Dewei Song