Mediatek Corporation

Der-Ping Liu

Bo-Wei Hsieh

Tai-You Lu

A refresh control method for a memory controller of a memory system is provided. The memory controller is connected with a memory. The memory includes plural memory banks. The refresh control method includes the following steps. Firstly, a refresh state of the memory device is read, and thus a refresh window is realized. Then, a refresh command is issued to the memory device according to the refresh state. The refresh command contains a memory bank number field and a memory bank count field. The memory bank count field indicates a first count. The first count of memory banks are selected from the plural memory banks of the memory device according to the memory bank number field and the first count. Moreover, a refresh operation is performed on the first count of memory banks.

Refresh control method for memory system to perform refresh action on all memory banks of the memory system within refresh window

An operating method for a memory. The method includes obtaining a first address via an address bus and a first command via a command bus from a controller, obtaining a second address via the address bus and a second command via the command bus from the controller after the first command is obtained, and combining the first address and the second address to obtain a valid address. The valid address is a row address when each of the first command and the second command is an active command, and the valid address is a column address when the second command is an access command.

Memory including controller for controlling access signals via memory buses and operating method thereof

An access method for a dynamic random access memory (DRAM) is provided. The method includes partitioning a row address into a first portion and a second portion; providing the first portion of the row address via an address bus and a first active command via a command bus to the memory; and providing the second portion of the row address via the address bus and a second active command via the command bus to the memory after the first active command is provided. The address bus is formed by a plurality of address lines, and a quantity of the address lines is smaller than the number of bits of the row address. A corresponding electronic device is also provided.

Memory and access and operating method thereof

A semiconductor chip is provided. The semiconductor chip includes a first circuit, a second circuit, a third circuit, a first signal path and a second signal path. The first circuit provides a reference signal. The first signal path includes a first conductive trace and transmits the reference signal from the first circuit to the second circuit. The second signal path transmits the reference signal from the first circuit to the third circuit. Timing skews of the first and second signal paths are balanced and the first and second signal paths are routed globally.

Semiconductor chip and semiconductor chip package each having signal paths that balance clock skews

An operating access method for a DRAM is provided. A first address is obtained via an address bus and a first command is obtained via a command bus from a controller. A second address is obtained via the address bus and a second command is obtained via the command bus from the controller after the first command is obtained. The first address and the second address are combined to obtain a valid address, wherein the valid address is a row address when each of the first command and the second command is an active command. In addition, the valid address is a column address when the second command is an access command.

DRAM and access and operating method thereof

An access method for a DRAM is provided. A row address is partitioned into a first portion and a second portion. The first portion of the row address is provided via an address bus and a first active command is provided via a command bus the DRAM. The second portion of the row address is provided via the address bus and a second active command is provided via the command bus to the DRAM, after the first active command is provided. The address bus is formed by a plurality of address lines, and a quantity of the address lines is smaller than the number of bits of the row address.

An access method for a DRAM is provided. A row address is partitioned into a first portion and a second portion. The first portion of the row address via an address bus and a first active command via a command bus are provided to the DRAM. The second portion of the row address via the address bus and a second active command via the command bus are provided to the DRAM after the first active command is provided. A column address via the address bus and an access command via the command bus are provided to the DRAM after the second active command is provided. The address bus is formed by a plurality of address lines, and a quantity of the address lines is smaller than the number of bits of the row address, and the access command is a read command or a write command.

Growing community of inventors

Dayuan, Taiwan

Der-Ping Liu