International Business Machines Corporation

Dennis P Cheney

Chuck Hong Ngai

David Allen Hrusecky

Ronald S Svec

Francesco A Campisano

Robert J Yagley

William Robert Lee

Lawrence D Curley

Mark J Wolski

Leland D Richardson

Mark Louis Ciacelli

Andrew E Petruski

James Norris Dieffenderfer

Vincent Charles Conzola

James Edward Phillips

Steven Bradford Herndon

Josephine A Boston

John David Myers

Ronald A Oreshan

Richard C Lang

Richard T Pfeiffer

Mihailo M Stojancic

Trick mode playback is implemented by disengaging a frame synchronization signal, and then decoding 'I' and 'P' frames to two (or more) buffers. Specifically, each buffer has a pointer that is associated with a memory/origin address. The pointers are locked in place by disengaging the frame synchronization signal. Once the pointers are locked in place, the &#x201c;I&#x201d; frames and &#x201c;P&#x201d; frames are decoded to the two buffers in an alternating fashion based on a continuous swapping of the memory addresses associated with the two pointers. Because both &#x201c;I&#x201d; and &#x201c;P&#x201d; frames (as opposed to only &#x201c;I&#x201d; frames) are decoded and displayed, the trick mode playback appears smoother. In addition, because the frame synchronization signal was disengaged, the frames can be decoded at a rate faster than a single frame time. That is, one frame need not be completely decoded and read out before the next frame is decoded.

MPEG-2 decoder, method and buffer scheme for providing enhanced trick mode playback of a video stream

Loss of decoding time prior to the vertical synchronization signal when motion video is arbitrarily scaled and positioned by placing the frame switch point at the completion of frame decoding and synchronizing the bottom border of the scaled image therewith while maintaining low latency of decoded data. High latency operation is provided only when necessitated by minimal spill buffer capacity and in combination with fractional image size reduction in the decoding path in order to maintain image resolution without requiring additional memory.

Low latency video decoder with high-quality, variable scaling and minimal frame buffer memory

A digital video decoder system, method and article of manufacture are provided having integrated scaling capabilities for presentation of video in full size or a predetermined reduced size, while at the same time allowing for reduced external memory requirements for frame buffer storage. The integrated system utilizes an existing decimation unit to scale the decoded stream of video data when the system is in scaled video mode. Display mode switch logic oversees switching between normal video mode and scaled video mode, wherein the switching occurs without perceptual degradation of a display of the decoded stream of video data. Scaled decoded video frames are buffered in a frame buffer which is partitioned depending upon whether the digital video decoding system is in normal video mode or scaled video mode. In scaled video mode, the frame buffer accommodates both full size I and P frames, as well as scaled I, P & B frames. The full size I and P frames are used to support future decode operations, while the scaled I, P & B frames are retrieved for display.

MPEG video decoder with integrated scaling and display functions

An integrated digital video system is configured to implement picture-in-picture merging of video signals from two or more video sources, as well as selective overlaying of on-screen display graphics onto the resultant merged signal. The picture-in-picture signal is produced for display by a television system otherwise lacking picture-in-picture capability. The digital video system can be implemented, for example, as an integrated decode system within a digital video set-top box or a digital video disc player. In one implementation, a decompressed digital video signal is downscaled and merged with an uncompressed video signal to produce the multi-screen display. The uncompressed video signal can comprise either analog or digital video. OSD graphics can be combined within the integrated system with the resultant multi-screen display or only with a received uncompressed analog video signal.

Integrated video processing system having multiple video sources and implementing picture-in-picture with on-screen display graphics

A programmable bi-directional external graphics/video (EGV) port for a video decode system chip having a video decoder and an internal digital display generator circuit is provided. The programmable EGV port employs a fixed number of signal input/output (I/O) pins on the video decode system chip while providing a plurality of connection configurations for an external graphics controller, an external digital display generator circuit and an external digital multi-standard decoder to the video decoder or the internal digital display generator circuit of the chip. The EGV port includes receiver/driver circuitry for accommodating in parallel a plurality of input/output signals, including pixel data signals and corresponding synchronization signals, as well as a programmable port controller adapted to be coupled between the receiver/driver circuitry and an internal bus of the video decode system allowing access to at least one of the video decoder and the internal digital display generator circuit. The programmable port controller is programmable to either receive data into the video decode system chip or to send data out from the video decode system chip.

Programmable external graphics/video port for digital video decode system chip

An address generation engine is disclosed for a digital video decoder unit coupled to memory in a digital video decoder system wherein the memory accommodates multi-format and/or reduced video data storage. The address generation engine includes a processor and address generation hardware. The processor, coupled to access encoded data to be decoded by the digital video decoder unit, has microcode for deriving from the encoded data relative location information including a vertical component and a horizontal component. The address generation hardware includes a row address register and a column address register for receiving the vertical component and horizontal component, respectively, derived by the processor. The address generation hardware is configured for generating from the vertical component and the horizontal component either a macroblock write address for writing a reconstructed macroblock of data to memory, a motion compensation read address for accessing pertinent motion vector information of the encoded data for reconstructing the macroblock, and a pan and scan offset address usable by a display unit for displaying reconstructed video data in pan and scan format.

Multi-format reduced memory MPEG decoder with hybrid memory address

A digital signal decoder system is provided for receiving digital video signals and processing them while reducing the external memory requirements for frame buffer storage for an MPEG-2 decoder through decimation. The system includes a motion compensation unit for processing macroblock data. The decoder portion of the decimation unit intercepts and processes the data after it has been processed by the motion compensation unit. The data is then stored in the decimate buffer before passing on to the memory control unit. From here the data is routed to the display portion of the decimation unit for further processing. At this point the data is stored in the video buffer where it then passes on to the expansion filter and then to the display. As the video data is routed through the system, it could be decimated, interpolated, reduced, expanded, or any combination of these. The decoder controller controls and synchronizes the system operation. The final result is a system for decoding digital video signals while reducing the external memory requirements. This decoding system can be used to provide features that are desirable for MPEG-2 playback. These include display format conversion to letterbox, and display format conversion to 3/4 small picture size with additional storage allocation for on screen graphics.

Multiformat reduced memory MPEG-2 compliant decoder

A digital signal decoder system for receiving compressed encoded digitized video signals and transmitting decompressed decoded digital video signals with accurate expansion for various aspect ratios. This is accomplished through convolution multiplication carried out in 4-tuple parallel with 4-2 counters through a folding serial adder which creates a convolution sum of pixels of the motion compensated data stream to thereby expand the output video display to the desired aspect ratio.

Video decoder including polyphase fir horizontal filter

Disclosed is a digital signal decoder system for receiving compressed encoded digitized video signals and transmitting decompressed decoded digital video signals. This is accomplished with a minimum of DRAM demand through the use of a Spill Buffer.

Memory management for an MPEG2 compliant decoder

A digital signal decoder system for receiving compressed encoded digitized video signals and transmitting decompressed decoded digital video signals includes a FIFO Data Buffer, a RAM having (1) a compressed, encoded Data Buffer and (2) a data portion for storing decompressed digital video buffer data. A Memory Management Unit is provided for managing the RAM. The decoder has a decoder processor that includes a Variable Length Code Decoder for receiving encoded data, a (2,3,3) parallel counter based Inverse Quantizer for dequantizing the decoded data, an Inverse Discrete Cosine Transform Decoder for transforming the dequantized, decoded data into Intrapictures, Predicted Pictures, and Bidirectional predicted Pictures, a Motion Compensator for receiving Intrapictures and other information from the RAM, and error functions, and forming motion compensated predicted pictures therefrom for return to the RAM, a Display Unit to output motion compensated pictures from the RAM, and a reduced instruction set Controller to control the Memory Management Unit, the Variable Length Code Decoder, the Inverse Quantizer, the Inverse Discrete Cosine Transform Decoder, the Motion Compensator, and the Display Unit.

Video decoder

A system and method for transferring data between a single channel unit and multiple asynchronous storage devices. One embodiment of the present invention uses read strobe signals to indicate when the storage devices are to send data over a data bus, and to initiate a validity count-down which indicates when the data on the data bus is valid. When the count-down has completed, the data on the data bus is sampled. Another embodiment further includes checking the data for array parity errors while the data is sent and received to and from the storage devices.

Data transfer bus system and method serving multiple parallel

A system and method for verifying the integrity of control information and informational data. One embodiment of the present invention verifies the integrity of control information received from a host computer, and verifies the integrity of this information as it is transmitted throughout the present invention. Another embodiment of the present invention contemplates verifying the integrity of informational data sent from a host computer, verifying the integrity of informational data as it is transmitted throughout the present invention, generating a CRC based upon the informational data and control information, and transmitting the informational data, control information and corresponding CRC to a storage device.

System and method for improving the integrity of control information

A system and method for striping data to multiple storage devices is provided. One embodiment of the present invention sequentially gates data to a plurality of buffers, wherein only those buffers corresponding to storage devices in use are induced to gate in data. The data is then sent to the storage devices in parallel. Other embodiments further include the use of striping buffers alternatingly used to gate in data, and transfer data to the storage devices.

Growing community of inventors

Vestal, NY, United States of America

Dennis P Cheney