Xilinx, Inc.

Delon Levi

Steven A Guccione

Brandon Blodget

Daniel J Downs

Tobias J Becker

Bernard J New

Peter H Alfke

Patrick Lysaght

Eric R Keller

Scott P McMillan

A crossbar switch is implemented in a reconfigurable circuit, such as a FPGA, instantiated with a number of modules, the crossbar switch providing communication links between the modules. The modules and crossbar switch can be easily updated in a partial reconfiguration process changing only portions of modules and the crossbar switch while other portions remain active. The crossbar switch uses individual wiring to independently connect module outputs and inputs so that asynchronous communications can be used. The crossbar switch can be implemented in different embodiments including a Clos crossbar switch, and a crossbar switch connecting each module output only to a corresponding module input, allowing for a reduction in the amount of FPGA resources required to create the crossbar switches.

High bandwidth reconfigurable on-chip network for reconfigurable systems

A crossbar switch () is implemented in a reconfigurable circuit, such as a FPGA, instantiated with a number of modules (), the crossbar switch () providing communication links between the modules (). The modules () and crossbar switch () can be easily updated in a partial reconfiguration process changing only portions of modules () and the crossbar switch () while other portions remain active. The crossbar switch () uses individual wiring to independently connect module outputs and inputs so that asynchronous communications can be used. The crossbar switch () can be implemented in different embodiments including a Clos crossbar switch, and a crossbar switch connecting each module output only to a corresponding module input, allowing for a reduction in the amount of FPGA resources required to create the crossbar switches.

Method and apparatus for a dynamically reconfigurable, including partially reconfigurable, multi-stage crossbar switch using configurable circuitry is described. Configurable circuitry is configured to provide the multi-stage crossbar switch with at least: a first stage configured from a first portion of the configurable circuitry to provide a first plurality of crossbars; a second stage configured from a second portion of the configurable circuitry to provide a second plurality of crossbars; and a third stage configured from a third portion of the configurable circuitry to provide a third plurality of crossbars. The first stage having inputs, and the third stage having outputs. The inputs and the outputs user selectable for responsive path configurable input-to-output cross-connectivity via the first stage, the second stage and the third stage using the first interconnects and the second interconnects.

Reconfigurable multi-stage crossbar

Method and apparatus for partial reconfiguration of a programmable logic device (PLD). In one embodiment, a configuration store is arranged for storage of configuration data for a selected subset of the reconfigurable resources of the PLD. A modification store is configured with addresses and associated data values. Each address in the modification store references an address in the configuration store, and each associated data value indicates a configuration state for one of the reconfigurable resources of the PLD. A controller is coupled to the configuration and modification stores and to the PLD. In response to a reconfiguration signal, the controller reads an address and associated data value from the modification store, updates the configuration store at the address read from the modification store with the associated data value, and downloads configuration data from the configuration store to the PLD.

Controller arrangement for partial reconfiguration of a programmable logic device

A system and method for evolving configuration bitstreams for a programmable logic device are disclosed. A plurality of data structures having respective sets of data are established. From the sets of data, respective configuration bitstreams are generated, wherein the sets of data are mapped to positions in the bitstreams. The configuration bitstreams are then evaluated for relative suitability to meet predetermined criteria when deployed on a programmable logic device. From the relative suitability of the configuration bitstreams, next-generation data for the data structures are generated using a genetic algorithm applied to sets of data. In the various embodiments, the configuration bitstreams eliminate resource contentions, selectively eliminate asynchronous behavior, include built-in test circuits, and are relocatable. Multiple populations of configuration bitstreams can evolve in parallel over a network.

Method and apparatus for relocating elements in an evolvable configuration bitstream

Method and apparatus for evolving an object using simulated annealing and genetic processing techniques. In various embodiments, simulated annealing and genetic processing techniques are combined to evolve a computer-represented object. In each iteration an object is mutated in proportion to a mutation level, and the mutated object is evaluated relative to satisfaction of predetermined criteria. The mutation level is reduced with each iteration as the object approaches a final solution. Poorer-performing objects are selectively mutated or discarded based on a probabilistic function. As the object approaches a final solution, the probability of keeping and mutating poorer-performing objects is reduced.

Method and apparatus for evolving an object using simulated annealing and genetic processing techniques

A system and method for configuring routing resources of a programmable logic device are presented in various embodiments. In one embodiment, a first function is provided that automatically generates configuration bits for configuration of routing resources to connect a source to a sink. The input parameters to the to the first function include the source and the sink. A second function is provided to automatically generate configuration bits for configuration of routing resources that connect a source to a plurality of sinks. The second function is responsive to input parameters specifying the source and plurality of sinks. Additional program interfaces are provided and each provides various controls over the routing process.

Run-time routing for programmable logic devices

A system and method for evolving configuration bitstreams for a programmable logic device are disclosed. A plurality of data structures having respective sets of data are established. From the sets of data, respective configuration bitstreams are generated, wherein the sets of data are mapped to positions in the bitstreams. The configuration bitstreams are then evaluated for relative suitability to meet predetermined criteria when deployed on a progammable logic device. From the relative suitability of the configuration bitstreams, next-generation data for the data structures are generated using a genetic algorithm applied to sets of data. In the various embodiments, the configuration bitstreams eliminate resource contentions, selectively eliminate asynchronous behavior, include built-in test circuits, and are relocatable. Multiple populations of configuration bitstreams can evolve in parallel over a network.

Method and apparatus for evolving configuration bitstreams

Method and apparatus for evolving a plurality of versions of a configuration bitstream in parallel

Method and apparatus for remotely evolving configuration bitstreams

Method and apparatus for testing evolvable configuration bitstreams

Described are systems and methods that take advantage of the run-time reconfigurability of modern programmable logic devices to efficiently implement content-addressable memory (CAM) circuits. Rather than using configurable logic to compare CAM entries stored in flip-flops, a CAM in accordance with the invention uses configurable logic for both data storage and comparison. A CAM in accordance with one embodiment of the invention includes a number of programmable look-up tables on a programmable logic device collectively configured to produce a &ldquo;match&rdquo; signal in response to data provided on a series of data input terminals. Configuration data determines the particular pattern to which the CAM responds, so new CAM entries are introduced by configuring (or reconfiguring) one or more of the look-up tables. A processor connected to the PLD responds to new CAM entries by executing instructions that first translate the new CAM entries into configuration data and then employ the configuration data to reprogram the PLD.

Content-addressable memory implemented using programmable logic

A system and method for configuration of a programmable logic device using routing cores. A program executing on a processor includes instructions that select functions to be provided by the programmable logic device. The instructions invoke functions from a library of logic and router core generators to define logic cores and router cores to intercouple the logic cores. From the logic and router core definitions, the program utilizes a bit-stream library to generate programming bits. The programmable logic device is then loaded with the programming bits by the program.

Growing community of inventors

Santa Clara, CA, United States of America

Delon Levi