International Business Machines Corporation

Deepak Kodihalli

Manish Kumar Chowdhary

Venkatesh Sainath

Nagendra K Gurram

Dhruvaraj Subhashchandran

Raja Das

Giridhari Krishnan

Sampa Misra

Described are techniques including a computer-implemented method of determining, by a service processor, that a first set of callouts of a first error log matches a previous set of callouts of a previous error log. The method further comprises combining the first error log with the previous error log in a first group in a service processor log of the service processor. The method further comprises transmitting information related to the first group to a management console communicatively coupled to the service processor.

Reducing over-reporting of serviceable events

Disclosed aspects relate to symmetric multiprocessing (SMP) management. A first SMP topology may be identified by a service processor firmware. The first SMP topology may indicate a first set of connection paths for a plurality of processor chips of a multi-node server. A second SMP topology may be identified by the service processor firmware. The second SMP topology may indicate a second set of connection paths for the plurality of processor chips of the multi-node server. The second SMP topology may differ from the first SMP topology. An error event related to the first SMP topology may be detected. A set of traffic may be routed using the second SMP topology. The set of traffic may be routed by the service processor firmware in response to detecting the error event related to the first SMP topology.

Symmetric multiprocessing management

An approach is provided in which a system selects a first processor as a master Time of Day (TOD) processor in a first TOD topology in response to determining that the first processor is directed connected to an oscillator. The system then assigns a second processor as an alternate master TOD processor to a second TOD topology based upon determining that the second processor is on a different node than the first processor. The system configures to the first TOD topology and, when the system detects a TOD failure, the system re-configures to the second TOD topology.

Selecting master time of day for maximum redundancy

Embodiments of the present invention provide systems and method for improving platform dump collection. The method includes upon receiving a platform dump request for a system, accessing a model of the system hardware and a list of commands for the dump. The method further includes determining whether a constraint exists for the command in the list, identifying which software and hardware locks are required by the constraints, determining whether a hardware and software lock is required by multiple constraints, generating a grouping of the constraints requiring the hardware and software lock, and generating an executable list of commands.

Performance enhancement for platform data dump collection

A method, executed by a computer, includes locking a system mutex of a system target, locking a node group with a single node group write-lock, wherein the node group comprises a plurality of nodes that are all locked by the single node group write-lock, and wherein each node of the plurality of nodes has a plurality of descendants, and locking the plurality of descendants corresponding to a node with a single node write-lock. A computer system and computer program product corresponding to the above method are also disclosed herein.

Hierarchical hardware object model locking

An approach for at least one service processor to receive a notification of at least one failure during an initial program load of a server and to identify at least one step failing the initial program load. The at least one service processor determines whether a set of conditions are met to switch the initial program load responsibility from a master processor to a service processor. Furthermore, responsive to the at least one service processor determining that the set of one or more conditions are met to switch initial program load responsibility, the at least one service processor assumes the initial program load responsibility.

Switching initial program load responsibility when components fail

An approach is provided in which a system selects a first processor as a master Time of Day (TOD) processor in a first TOD topology. The system then assigns a second processor as an alternate master TOD processor to a second TOD topology based upon determining that the second processor is on a different node than the first processor. The system configures to the first TOD topology and, when the system detects a TOD failure requiring a topology switch, the system re-configures to the second TOD topology.

Growing community of inventors

Bengaluru, India

Deepak Kodihalli