Tellabs Operations, Inc.

David S Farrell

Tianfang Liu

Richard C Younce

Kenneth P Laberteaux

Bruce E Dunne

A non-linear processor for use in an echo canceller is set forth. The non-linear processor includes a center clipping digital filter receiving an echo compensated signal. The non-linear processor provides a center clipped output signal having non-linear thresholds at values of +Tand &#x2212;T. The value of Tis dynamically dependent, at least in part, on echo return loss measurements. To limit the processor's susceptibility to corruption from double-talk conditions, the non-linear processor inhibits the dynamic setting of the Tvalue when a double-talk condition is present. Additionally, or in the alternative, the non-linear processor locks the value of the echo return loss measurement after a predetermined number of consecutive echo return loss measurements have values falling within a predetermined range of one another. Such locking further reduces the susceptibility of the non-linear processor to corruption from double-talk conditions.

Echo canceller having improved non-linear processor

An echo canceller circuit for use in an echo canceller system is set forth that provides sensitive double-talk detection. The echo canceller circuit comprises a second digital filter having adaptive tap coefficients to simulate an echo response occurring during the call. The adaptive tap coefficients of the second digital filter are updated over the duration of the call using a Least Mean Squares process having an adaptive gain a. A channel condition detector is used to detect channel conditions during the call. The channel condition detector is responsive to detected channel conditions for changing the adaptive gain a during the call. For example, the channel condition detector may detect the presence of a double-talk condition and set the adaptive gain a to zero. Similarly, the channel condition detector may detect the occurrence of a high background noise condition and set the adaptive gain a to a level less than 1 that is dependent on the detected level of the background noise. Other similar channel conditions and corresponding adaptive gain settings may likewise be utilized.

Echo canceller employing dual-H architecture having variable adaptive gain settings

An echo canceller circuit for use in an echo canceller system is set forth that provides sensitive double-talk detection. The echo canceller circuit comprises a second digital filter having adaptive tap coefficients to stimulate an echo response occurring during the call. The adaptive tap coefficients of the second digital filter are updated over the duration of the call using a Least Mean Squares process having an adaptive gain a. A channel condition detector is used to detect channel conditions during the call. The channel condition detector is responsive to detected channel conditions for changing the adaptive gain a during the call. For example, the channel condition detector may detect the presence of a double-talk condition and set the adaptive gain a to zero. Similarly, the channel condition detector may detect the occurrence of a high background noise condition and set the adaptive gain a to a level less than 1 that is dependent on the detected level of the background noise. Other similar channel conditions and corresponding adaptive gain settings may likewise be utilized.

A non-linear processor for use in an echo canceller is set forth. The non-linear processor includes a center clipping digital filter receiving an echo compensated signal. The non-linear processor provides a center clipped output signal having non-linear thresholds at values of &plus;T and &minus;T . The value of T is dynamically dependent, at least in part, on echo return loss measurements. To limit the processor's susceptibility to corruption from double-talk conditions, the non-linear processor inhibits the dynamic setting of the T value when a double-talk condition is present. Additionally, or in the alternative, the non-linear processor locks the value of the echo return loss measurement after a predetermined number of consecutive echo return loss measurements have values falling within a predetermined range of one another. Such locking further reduces the susceptibility of the non-linear processor to corruption from double-talk conditions.

A non-linear processor for use in an echo canceller is set forth. The non-linear processor includes a center clipping digital filter receiving an echo compensated signal. The non-linear processor provides a center clipped output signal having non-linear thresholds at values of &plus;T,and &minus;T,. The value of T,is dynamically dependent, at least in part, on echo return loss measurements. To limit the processor's susceptibility to corruption from double-talk conditions, the non-linear processor inhibits the dynamic setting of the T,value when a double-talk condition is present. Additionally, or in the alternative, the non-linear processor locks the value of the echo return loss measurement after a predetermined number of consecutive echo return loss measurements have values falling within a predetermined range of one another. Such locking further reduces the susceptibility of the non-linear processor to corruption from double-talk conditions.

Growing community of inventors

Lisle, IL, United States of America

David S Farrell