Vlsi Technology, Inc.

Koninklijke Philips Corporation N.v.

Nxp B.v.

St-ericsson Sa

Philips Semiconductors Inc.

Philips Semiconductor, Inc.

Vlsi Technologies, Inc.

Ylsi Technology, Inc.

Vlsi Technlogy, Inc.

David R Evoy

Lonnie Calvin Goff

Peter Chambers

Franklyn H Story

Mark Eidson

Gary D Hicok

Joseph Alan Thomsen

Timothy A Pontius

Paul S Levy

Gary A Walker

Nicholas Julian Richardson

Andrei Radulescu

Ronald E Lange

Robert L Payne

James J Jirgal

Dc Sessions

Jerry Michael Rose

Ivan Svestka

Yongmin Kim

Richard J Takahashi

D C Sessions

Scott E Harrow

Gregory Ehmann

Laura Elisabeth Simmons

James C Steele

Mark Sullivan

Desi Rhoden

Jose Pineda De Gyvez

Menno Menasshe Lindwer

Bonnie Collett Sexton

Brian N Fall

Judson A Lehman

Mark Johnson

Brian Logsdon

Ewa Hekstra-Nowacka

Dennis Koutsoures

Walter H Potts

Donald G Scharnberg

Thomas Alexander

Shih-ho Wu

W Henry Potts

Yong J Lim

Doyne L Metz

Sam C Wood

Yongyut Yuenyongsgool

Michael R Crews

Arjan Bink

Robert J Caesar, Jr

Mark Hidson

Peter Klapporth

Hrushikesh Nalubola

Bruce E Cairns

James R Edwards

George Ellis Spatz

Lawrence D Gould

A method for transmitting data is described that includes the steps of: Producing a data frame for transmission, the data frame including a sequence number and user data, saving a copy of the data frame in a retransmission buffer, and if said step of saving a copy requires that data already present in the retransmission buffer is overwritten, selecting the one or more oldest data frames in the retransmission buffer to be overwritten, in case an error is determined in the received data frame, communicating an error message to the transmitter of the data frame, which error message at least comprises an indication of the sequence number of the last correctly received data frame,&#x2014;upon receipt of such message and if available, retransmitting one or more data frames from the retransmission buffer having a sequence number higher than the sequence number communicated in the message.

Method and apparatus of managing retransmissions in a wireless communication network

Systems and methods according to the present invention provide serial communication devices which are pin-configurable at power on to operate as either a root () or endpoint () device. In conjunction with, for example, PCI Express specified I/O data buses (), such devices provide for efficient transfer of serial data between systems and devices.

Serial communication device configurable to operate in root mode or endpoint mode

A data processor system includes a first data processor unit for transmitting data units to a second data processor unit and a retry buffer for temporarily storing transmitted data units. The second data processor unit receives the transmitted data and includes an error detector for detecting an error in the received data. When an error is detected, the first data processor unit is notified and a controller causes a data selector to select data from a retry buffer. The first data processor unit limits retransmission of a data unit to a predetermined maximum number of times irrespective of whether the data unit is correctly received or not. This allows for an undisturbed flow of streaming data with an increased reliability.

Data processor system and a method for communication data

A communications port is implemented for configuration in direction and arrangement. According to an example embodiment of the present invention, a communications link (), such as a PCI Express type link, is configurable for communicating with devices having different directional and/or polarity configurations. The communications link is configured to match a communications port condition (e.g., a directional and/or polarity condition) of a device () coupled to the communications link. In one instance, the communications link is directionally configurable for reassigning input lanes to output lanes and output lanes to input lanes. With this approach, the communications link can be used to communicate with a variety of devices having varied communication characteristics.

Communications device and method for configuring a communication port depending on a direction condition of a remote device communicatively coupled to the communications port

A power island for a system-on-a-chip (SoC) includes a first segment, a second segment, and a supply line. The first segment includes a hardware device and operates the hardware device at first power characteristics indicative of at least a first voltage. The second segment includes scalable logic and operates the scalable logic at second power characteristics indicative of at least a second voltage. The second power characteristics of the scalable logic are different from the first power characteristics of the hardware device. The supply line receives an external supply signal (VDD) and directs the external supply signal to both the first segment and the second segment. The second segment changes at least one power characteristic of the external supply signal to operate the scalable logic according to the second power characteristics.

Power island with independent power characteristics for memory and logic

Single hardware subsystems that present two software views that appear to be two separate hardware subsystems attached in a hierarchy are implemented with PCI arrangements. In an embodiment, a hardware arrangement is configured to emulate two virtually separate hierarchical subsystems in a single hardware block. This emulation facilitates the coupling of devices to PCI Express communications links while addressing PCI-Express linking requirements for such devices.

Simulation circuit of PCI express endpoint and downstream port for a PCI express switch

A data processing system, circuit arrangement, and method to communicate data over a multi-channel serial communications interface () using a dedicated encrypted virtual channel from among multiple virtual channels supported by the communications interface (). Encryption for the dedicated encrypted virtual channel is provided by a hardware encryption circuit () that is coupled to the interface, such that encryption may be performed at a relatively low level, and with substantial protection from compromise, particularly along chip boundaries. In one particular application, access control may be provided for a digital data stream using a multi-chip access control scheme that relies on one chip () to provide access control over a received digital data stream, with another chip () utilized to process the digital data stream once authorized to do so. A secure, multi-channel serial communications interface between the multiple chips re-encrypts a digital data stream that has been decrypted on the access control chip () using hardware encryption logic () disposed on the access control chip (), communicates the re-encrypted digital data steam over a dedicated encryption virtual channel supported by the multi-channel serial communications interface, and decrypts the re-encrypted digital data steam using hardware decryption logic () disposed on the other chip ().

Dedicated encrypted virtual channel in a multi-channel serial communications interface

A method and arrangement of passing data from a source clock domain to a non-synchronous receive clock domain are provided. A first processing circuit, located in the source clock domain, links write-address information with the data, and a clock generator generates a transmit clock signal in the source clock domain synchronous with a source clock. The first processing circuit transmits the clock signal and the data with the linked write-address information to a second processing circuit in the receive clock domain. In the receive clock domain, the second processing circuit writes the data at an address designating a storage element corresponding to the linked write-address information. The second processing circuit clocks the data into the storage element synchronous with the accompanying transmit clock signal responsive to a write enable signal from the source clock domain, and reads the data out of the storage element synchronous with a receive domain clock.

Clock domain crossing FIFO

A communication protocol provides high-speed transfers of parallel data between an origination end and a destination end. The protocol involves regularly transmitting data from the origination end to the destination end, including transmitting idle data from the origination end when the destination end is busy and during periods when no commands, data or statuses are pending. When the destination end is not busy, data is sent from the origination end to the destination end by: sequentially transferring read or write commands and, according to a write protocol, pending write data; and transmitting idle packets during periods when no commands are pending. When the origination end is not busy, data is sent from the destination end to the origination end by: sequentially transferring pending end-of-write statuses; sequentially transferring pending read data and read statuses packets according to a read protocol during periods when no end-of-write statuses are pending; and transmitting idle packets during periods when no read data or read status are pending.

High-speed interchip interface protocol

A method for transferring data on the fly between an RGB color space and a YCrCb color space useful for a DCT block-computation engine significantly increases throughput and decreases processor overhead. According to one example embodiment, data is transferred from an RBG color space memory to a YCrCb color space memory in a form useful for presentation to a DCT block-computation engine. In response to accessing the RBG color space memory, the RBG values are asynchronously written to YCrCb intermediate buffers so that one of the YCrCb intermediate buffers is filled through sub-sampling in a manner useful for the DCT block-computation engine while another of the YCrCb intermediate buffers is still being filled. The DCT block-computation engine then accessed the filled YCrCb intermediate buffers while the other of the YCrCb intermediate buffers continues to collect RGB values from the RGB color space memory for the next DCT computation. Other aspects are directed to conversion of the RGB color space to the YCrCb color space using, respectively, a block-by-block conversion, a line-by-line conversion, and a word-by-word conversion.

On the fly data transfer between RGB and YCrCb color spaces for DCT interface

In one example embodiment involving a high-speed parallel-data communication from a first module to a second module, a termination circuit is adapted to reduce power consumption at the second module. The termination circuit includes resistive circuits respectively coupled to a plurality of parallel data-carrying lines that form the data bus. The other ends of the resistive circuits are interconnected to provide a reference voltage using the data on the parallel data-carrying lines. Consistent with one embodiment of the present invention, the communication approach uses data sets encoded so that each data set includes the same number of ones and zeroes; in this manner the reference voltage is always at midpoint and useful in providing termination to the data-carrying lines at all times.

Parallel data communication consuming low power

In one example embodiment, a high-speed parallel-data communication approach transfers digital data in parallel from a first module to a second module over a communication channel including a plurality of parallel data-carrying lines and a clock path. The parallel bus lines are arranged in a plurality of groups, each of the groups including a plurality of data-carrying lines and a clock path adapted to carry a clock signal for synchronizing digital data carried from the first module to the second module. The sets of data are concurrently transferred using the groups of lines of the parallel bus, and at the second module and for each group, the transferred digital data is synchronously collected via the clock signal for the group. At the second module, the data collected for each group is aligned. By grouping the bus lines in groups with each group having its own clock domain, skew across clock-domain groups is tolerated and overcome by processing the data and the skew first within each clock domain group, and then between groups.

Parallel data communication having skew intolerant data groups

An array boundary checking method is disclosed for providing hardware based array boundary checking in a Java environment. During the first machine cycle of a current array access command, an array reference value is loaded into a system-data address controller and an array boundary checker. Next, during the second machine cycle of the current array access command, an array index value is written to the system-data address controller and the array boundary checker. Also during the second machine cycle of the current array access command, a maximum array index value is read from the Java array and written to the array boundary checker. The array boundary checker utilizes these values to determine the validity of the current array access command. Finally, during the third machine cycle an array value is accessed in memory. In the present invention the array value is only accessed when the current array access command is valid.

System and method for low overhead boundary checking of java arrays

A power management method is disclosed which provides power management for a hardware based Java accelerator. Initially, a Java mode signal is provided from a host processor in response to initiating a Java application. Thereafter, power to the host processor is reduced, and power to a Java processor is increased in response to the Java mode signal. Then, when execution of the Java application halts, a Java completion signal is generated from the Java processor, thus signaling the system to return control back to the host processor.

System and method for power management in a Java accelerator environment

A method for transferring data between an RGB color space and a YCrCb color space useful for a DCT block-computation engine significantly increases throughput and decreases processor overhead. According to one example embodiment, a DMA function is optimized to fetch data from an external memory representing a RGB color space and to provide the data for a JPEG conversion while performing YCrCb color space conversion on the fly. More specifically, data is transferred from the RGB color space memory to a DCT block-computation engine adapted to process a YCrCb color space memory. The method includes providing the data for an RGB display screen area as a tile array having C columns and R rows of tiles, where one tile corresponds to sufficient RGB data for a DCT of at least one of a Cr data array and a Cb data array. Data is fetched at addresses in the tile array by accessing the data one tile at a time, and both the row within each tile and the tile within the tile array are tracked. The addresses are generated as a function of C, the tracked row and a tracked tile within the tile array. While the data is being fetched, the fetched data is used to fill buffers for the Y, Cr and Cb data arrays corresponding to the RGB display screen area. Another embodiment is directed to data transfer to the RGB color space memory from a DCT block-computation engine using, effectively, the reverse operation.

Data transfer between RGB and YCRCB color spaces for DCT interface

Growing community of inventors

Tempe, AZ, United States of America

David R Evoy