Other

Interactic Holdings, LLC

Interactics Holdings, LLC

David P Murphy

Coke S Reed

John E Hesse

Michael Richard Ives

Thomas Ortiz

David Wintroub

Ronald R Denny

Terje Myklebust

Reed Devany

The rack mounted weather shield is an awning. The rack mounted weather shield is configured for use with an automobile. The rack mounted weather shield attaches to a cargo rack. The rack mounted weather shield creates a weather protected space along a side of the automobile. The rack mounted weather shield is used for entering and exiting the automobile in inclement weather. The rack mounted weather shield extends and retracts. The rack mounted weather shield comprises a plurality of fans, a plurality of control circuits, and a remote control. Each of the plurality of fans creates the weather protected space on a side of the automobile. Each of the plurality of control circuits extends and retracts an individual fan selected from the plurality of fans. The remote control is a radio frequency device that controls the operation of the plurality of control circuits.

Rack mounted weather shield

A mortuary cargo loading system having a transport bed adjacent to a motorized winch, a cable engaged with and extending from the motorized winch, a cargo stopper comprising a first end, a second end, and a guide therebetween, and a cargo stopper support having at least one bore for receiving a cargo stopper. The mortuary cargo loading system further has the cargo stopper support and the motorized winch connected to a surface of a vehicle cargo space, the first end of the cargo stopper is engaged with the at least one bore, the cable is engaged with the guide, and the transport bed is connected to the cargo stopper support.

Mortuary cargo loading system and method

Dispenser systems, dispensers, and repositories can add a fragrance to an unscented liquid beauty preparation. The dispenser system includes a dispenser having a cavity for retaining at least a first liquid, and a repository configured for removably attaching to the dispenser, the repository having a reservoir for retaining at least a second liquid. The dispenser is coupled with a pump assembly including at least one pump for drawing the at least a first liquid and the at least a second liquid into a mixing chamber. The mixing chamber is coupled with an actuator in such a manner that when the actuator is pressed down by an external force, the mixing chamber communicates with the pump to suction the first and second liquids into the mixing chamber to form a liquid mixture for dispensing through a nozzle.

Dispenser system

Embodiments of an interconnect apparatus enable improved signal integrity, even at high clock rates, increased bandwidth, and lower latency. In an interconnect apparatus for core arrays a sending processing core can send data to a receiving core by forming a packet whose header indicates the location of the receiving core and whose pay load is the data to be sent. The packet is sent to a Data Vortex switch described herein and in the patents incorporated herein. The Data Vortex switch is on the same chip as an array of processing cores and routes the packet to the receiving core first by routing the packet to the processing core array containing the receiving processing core. The Data Vortex switch then routes the packet to the receiving processor core in a processor core array. Since the Data Vortex switches are not crossbar switches, there is no need to globally set and reset the Data Vortex switches as different groups of packets enter the switches. Mounting the Data Vortex switch on the same chip as the array of processing cores reduces the power required and reduces latency.

Method and apparatus for improved data transfer between processor cores

An interconnect apparatus enables improved signal integrity, even at high clock rates, increased bandwidth, and lower latency. An interconnect apparatus can comprise a plurality of logic units and a plurality of buses coupling the plurality of logic units in a selected configuration of logic units arranged in triplets comprising logic units LA, LC, and LD. The logic units LA and LC are positioned to send data to the logic unit LD. The logic unit LC has priority over the logic unit LA to send data to the logic unit LD. For a packet PKT divided into subpackets, a subpacket of the packet PKT at the logic unit LA, and the packet specifying a target either: (A) the logic unit LC sends a subpacket of the packet PKT to the logic unit LD and the logic unit LA does not send a subpacket of the packet PKT to the logic unit LD; (B) the logic unit LC does not send a subpacket of data to the logic unit LD and the logic unit LA sends a subpacket of the packet PKT to the logic unit LD; or (C) the logic unit LC does not send a subpacket of data to the logic unit LD and the logic unit LA does not send a subpacket of the packet PKT to the logic unit LD.

Parallel data switch

In a system, a memory controller separates a memory into multiple banks and enables a plurality of selected banks to be accessed concurrently. The memory controller further comprises a logic that creates a representation of a tree structure in memory and builds routing tables accessed by pointers at nodes in the tree memory structure, and a logic that finds a target memory address based on a received Internet Protocol (IP) address used by the tree memory structure and the routing table.

Scalable distributed parallel access memory systems with internet routing applications

A golf glove having a finger retaining component. The finger retaining component may be affixed to the glove of one hand at or near the index finger to receive and secure a finger or fingers from the other hand.

Golf glove

A switching system for routing information packets that can simultaneously receive a variety of packet formats. The packet formats include electronic packet transmissions, optical wave division multiplexed data (WDM) with a single frame consisting of a plurality of packets to be sent to a common output line, with each packet traveling on a separate wavelength, WDM packets where the header of an individual packet travels on a wavelength different from the remainder of the packet (i.e. the payload) and the payload either travels on a single wavelength or is subdivided into a plurality of sub-packets with each sub-packet carried on a separate wavelength, and the like. The system includes input devices, a scheduling unit, a switching unit; and variable delay line units. A deconcentrator in the packet switching system creates a minimum gap between packets.

Means and apparatus for a scaleable congestion free switching system with intelligent control III

An interconnect structure comprises a logic capable of error detection and/or error correction. A logic formats a data stream into a plurality of fixed-size segments. The individual segments include a header containing at least a set presence bit and a target address, a payload containing at least segment data and a copy of the target address, and a parity bit designating parity of the payload, the logic arranging the segment plurality into a multiple-dimensional matrix. A logic analyzes segment data in a plurality of dimensions following passage of the data through a plurality of switches including analysis to detect segment error, column error, and payload error.

Highly parallel switching systems utilizing error correction

An interconnection network has a first stage network and a second stage network and a collection of devices outside the network so that a first device is capable of sending data to a second device. The first stage network is connected to inputs of the second stage network. The first and second stage networks each have more outputs than inputs. The data is first sent from the first device to the first stage network and then from the first stage network to the second stage network. The data is sent to the second device from the second stage network. The number of inputs to a device from the second stage network exceeds the number of outputs from a device into the first stage network. The latency through the entire system may be a fixed constant.

Highly parallel switching systems utilizing error correction II

An interconnect structure comprising a plurality of input ports and a plurality of output ports with messages being sent from an input port to a predetermined output port through a switch S. Advantageously, the setting of switch S is not dependent upon the predetermined output port to which a particular message is being sent.

Controlled shared memory smart switch system

A deskinning apparatus comprises a deskinning knife, a rotatable shaft having removably sleeved thereon a plurality of cylinders and a stripper assembly for urging skins from the cylinders. Each of the cylinders have a plurality of circumferential teeth thereon spaced by grooves. The stripper assembly is mounted so as not to rotate with the shaft and cylinders. The stripper assembly includes a plurality of integral blades, each blade being operably received in a rotating groove of a respective cylinder.

Growing community of inventors

Newark, NY, United States of America

David P Murphy