Marvell International Limited

David Lippincott

Winston Lee

Kit Sang Tam

Robert D Bateman

Kresten V McGrath

In some implementations, a built-in self-test (BIST) circuitry of a memory device is configured to perform an execution of a test sequence to test the memory device, wherein performing the execution comprises generating addresses of the memory device in accordance with the test sequence and advancing a value of a modulo counter as each of the addresses is generated, enable error logging when a generated address and a value of the modulo counter corresponding to the generated address match an address and a value of the modulo counter stored for a previously detected error, detect an error in data read from the memory device after enabling error logging, and store information associated with the detected error.

Growing community of inventors

Tempe, AZ, United States of America

David Lippincott