Thomson Licensing

Thomson Licensing S.a.

David Leon Simpson

Eric Stephen Carlsgaard

Michael Evan Crabb

Paul Dean Filliman

Michael Dwayne Knox

Didier Joseph Marie Velez

A combined de-interlacing and frame doubling system (' and&#x2033;) advantageously serves to de-interlace successive lines of Present Field Video data at twice the field rate to yield an output bit stream suitable for display on display device that utilizes progressive scanning. The de-interlacing and frame doubling system in accordance with present principles includes a frame memory mechanism (&#x2032; and&#x2033;) for storing at least one frame of interlaced video having a prescribed field rate. At least one de-interlacing circuit (&#x2033;) pulls at least two fields of video data from the memory mechanism at a rate of at least twice the field rate for performing a full de-interlacing function in half of a field period to generate the a progressive, frame doubled signal for receipt at the display device.

High-definition de-interlacing and frame doubling circuit and method

An apparatus for delaying video line data between a sending device and a receiving device is provided. The apparatus includes a single port random access memory ('RAM') and a processing arrangement including a first storage device coupled to the RAM and a second storage device coupled to the RAM.

Digital line delay using a single port memory

A combined de-interlacing and frame doubling system (and) advantageously serves to de-interlace successive lines of Present Field Video data at twice the field rate to yield an output bit stream suitable for display on display device that utilizes progressive scanning. The de-interlacing and frame doubling system in accordance with present principles includes a frame memory mechanism (and) for storing at least one frame of interlaced video having a prescribed field rate. At least one de-interlacing circuit () pulls at least two fields of video data from the memory mechanism at a rate of at least twice the field rate for performing a full de-interlacing function in half of a field period to generate the a progressive, frame doubled signal for receipt at the display device.

An apparatus for limiting a data transfer bandwidth through handshake suppression is configured to generate a first reset signal, generate a second reset signal a predetermined number of clock cycles after generating the first reset signal, generate a handshake count representing a number of receptions, between the first reset signal and the second reset signal, of a first Ready to Send ('RTS') handshake signal and a first Ready to Receive ('RTR') handshake signal, and disable a second RTR handshake signal and the first RTS handshake signal based on a comparison of the handshake count and a maximum value.

Counting a number of occurrences of a first RTS (ready to send) and a first RTR (ready to receive) signals for limiting a data transfer bandwidth through handshake suppression

Growing community of inventors

Fishers, IN, United States of America

David Leon Simpson