The Boeing Company

David Joseph Guichard

Yong-Long Calvin Ling

George Wu

Michael John McNicholl

A first processing core selects a first memory address of a first memory area based on a last written buffer that identifies a last written memory address. The first memory area is a portion of a shared memory, and the first processing core has sole write access to the first memory area among a plurality of processing cores that use the shared memory. Data is written to the first memory address of the first memory area. After writing the data to the first memory address, the last written buffer is updated to designate the first memory address as the last written memory address of the first memory area. A second processing core of the plurality of processing cores is operable to access the data by accessing the last written buffer and determining, based on the last written buffer, that the data is stored at the first memory address.

Communications via shared memory

A method for adding latency and jitter to a number of selected packets transmitted between end systems within a network of end systems is described. The method includes receiving a packet identifier, the packet identifier indicating a selected packet to which latency and jitter is to be added, receiving a selected latency and jitter for the selected packet, receiving a packet, determining if the received packet is the selected packet, and forwarding the received packet to its destination if the received packet is not the selected packet. If the received packet is the selected packet, the method continues by reading a real time clock, computing a transmit time for the received packet based on the selected latency and jitter for the selected packet, and forwarding the received packet to its destination when the real time clock reaches the computed transmit time.

Growing community of inventors

Seattle, WA, United States of America

David Joseph Guichard