Interface Systems, Inc.

David D Ei

An interface for biphase data communication systems utilizing serial transmissions between a central control unit and a peripheral device. A ROM-latch network serving as a sequencer is utilized as a bi-directional biphase serial/TTL parallel translator. In the receiver mode the ROM-latch will step through a specific operational sequence for detecting an appropriate header and controlling a TTL parallel translation of the serial biphase data. In the transmitter mode the ROM-latch is used to reconstruct the header sequence prior to retranslating and transmitting the TTL parallel data in serial biphase format. A receiver clock generator circuit is provided for generating clock pulses for the ROM-latch in synchronism with the incoming biphase transmissions. A transmitter level converter defines the waveforms for the biphase data transmitted from the interface and is designed to provide a predistortion pulse at each voltage level transition.

Growing community of inventors

Ann Arbor, MI, United States of America

David D Ei