Entropic Communications, Inc.

Intel Corporation

Lsi Logic Corporation

Lsi Corporation

David Barr

Michail Konstantinos Tsatsanis

Na Chen

Arndt Mueller

Zong Liang Wu

Shaw Yuan

Chi-ping Nee

Shachar Kons

Bernard Arambepola

Changwen Liu

Didier Le Gall

Leslie D Kohn

Thushara Hewavithana

Shaul Shulman

Leslie Dean Kohn

Aaron G Wells

Noam Tal

Boaz Kol

Nathan Goichberg

An LDPC parity check matrix includes a systematic portion having a plurality of systematic elements and a parity portion having a plurality of parity elements. The value of each systematic element determines a cyclic shift to be applied to rows of an identity submatrix corresponding to that element. The value of each parity element determines a cyclic shift to be applied to rows of an identity submatrix corresponding to that element. The weights of two or more columns of the parity portion are the same.

LDPC code matrices

A method, system and computer program for transmitting at least two payloads in a downstream traffic phase of a time-division duplex (TDD) cycle with a single preamble from a headend followed by concatenated payloads without intervening preambles, whereby the payloads are ranked by increasing modulation profiles. The preamble, and concatenated and ordered set of payloads are then transmitted to two or more predetermined customer premise equipments (CPEs).

Progressive modulation for downstream access

A particular overall architecture for transmission over a bonded channel system consisting of two interconnected MoCA (Multimedia over Coax Alliance) 2.0 SoCs (Systems on a Chip) and a method and apparatus for the case of a 'bonded' channel network. With a bonded channel network, the data is divided into two segments, the first of which is transported over a primary channel and the second of which is transported over a secondary channel.

Method and apparatus for LDPC transmission over a channel bonded link

A head-end equipment associated with a communication system configured to interface with an interference group (IG) composed of two or more modems is disclosed. The head-end equipment comprises a memory configured to store a plurality of instructions; and one or more processors configured to retrieve the plurality of instructions from the memory. In some embodiments, the one or more processors, upon execution of the plurality of instructions from the memory, is configured to generate an advanced warning signal to be provided to one or more modems associated with the IG. In some embodiments, the advanced warning signal comprises an information that a select modem, different from the one or more modems, in the IG will be initiating an upstream communication in a select frequency band, as well as information on a start time and a duration of the upstream communication.

Signaling method to enable full duplex in next generation docsis cable modem standard

An LDPC parity check matrix, includes a systematic portion having a plurality of systematic elements having a value, the value each systematic element determining a cyclic shift to be applied to rows of an identity submatrix corresponding to that element; and a parity portion having a plurality of panty elements having a value, the value of each parity element determining a cyclic shift to be applied to rows of an identity submatrix corresponding to that element; wherein the weights of each column of a group of columns of the parity portion is the same. The LDPC parity check matrix may be used for data access, communication and storage, and may be used, for example for communications among a plurality of network nodes.

Signaling method to enable full duplex in next generation Docsis cable modem standard

A method and apparatus for cancelling self-interference in a cable network implementing full duplex (FDX). A processor in a cable modem may obtain a frequency response of an echo channel for at least one sub-channel in an FDX band and calculate filter coefficients based on the frequency response, and an interference canceller cancels the self-interference in the downstream signal. The interference canceller includes filters in a digital domain to generate an interference cancellation signal from a reference signal. In another example, the processor may obtain frequency responses of an echo channel for all sub-channels in a FDX band, combine the frequency responses for the FDX band, and generate a channel impulse response for the FDX band from the combined frequency response. The interference canceller may then cancel the self-interference in the downstream signal in an analog domain based on the channel impulse response.

Method and apparatus for self-interference cancelation in a full duplex network

A method and apparatus for attaining the benefits of both an adjacent subchannel assignments and distributed subchannel assignments. That is, the following is a method and apparatus for providing dynamic subchannel assignments that provide the benefits of both adjacent subchannel assignments and distributed subchannel assignments.

Method and apparatus for using dynamic subchannels in a communications network

Growing community of inventors

San Jose, CA, United States of America

David Barr