Micron Technology Incorporated

David Aaron Palmer

Nadav Grosz

Jonathan Scott Parry

Deping He

Qing Liang

Christian M Gyllenskog

Stephen D Hanna

Giuseppe Cariello

Kulachet Tanpairoj

Sean L Manion

Reshmi Basu

Sushil Kumar

Sharath Chandra Ambula

Venkata Kiran Kumar Matturi

Sri Ramya Pinisetty

Lance W Dover

Yoav Weinberg

Fulvio Rori

Luca Porzio

Xinghui Duan

Nitul Gohain

Massimo Zucchinali

A storage device includes a memory storage region and a controller having a processor. The processor retrieves user data from the memory storage region using a physical block address corresponding to a logical block address (LBA), in response to a read command. The retrieved user data includes a first hash received through a host interface in a prior host data transmission. The processor further performs error correction on the user data to generate error-corrected user data. The processor further causes a cryptographic engine to produce a second hash of the error-corrected user data. The first hash is compared to the second hash associated with the error-corrected user data to determine a match result. A notification is generated in response to the match result.

Cryptographic data integrity protection

Methods, systems, and devices for suspending operations of a memory system are described. A memory system may be configured to perform a write operation to store data in a nonvolatile memory device, where the write operation includes storing information in one or more latches associated with the nonvolatile memory device; receive a suspend command to suspend performance of the write operation based on a request to perform a read operation associated with a higher-priority than the write operation; suspend the performance of the write operation based on receiving the suspend command; transmit the information stored in the one or more latches associated with the nonvolatile memory device to a host system based on suspending the performance of the write operation; and perform the read operation based at least in part on transmitting the information to the host system.

Suspending operations of a memory system

An example apparatus for sequential garbage collection can include a memory device including a plurality of memory blocks associated with a plurality of logical block addresses (LBAs). The example apparatus can include a controller coupled to the memory device. The controller can be configured to monitor a quantity of read operations and a quantity of write operations associated with a plurality of command sizes performed on a portion of the plurality of memory blocks. The controller can be configured to monitor a quantity of read operations and a quantity of write operations associated with a particular LBA. The controller can be configured to determine a type of garbage collection operation to perform based on the monitoring.

Sequential garbage collection

Methods, systems, and devices for address mapping table compression are described. A memory system may identify, for a region of an address mapping table, sets of sequentially indexed logical addresses that are mapped to sets of sequentially indexed physical addresses. The memory system may select a compression factor for the region based on the sets of sequentially indexed logical addresses. And the memory system may remove subsets of physical addresses from the sets of sequentially indexed physical addresses in the region based on the compression factor.

Address mapping table compression

Methods, systems, and devices for improving write quality in memory systems are described. The memory system may receive, from a host system, a command to perform an operation. The memory system may determine an availability parameter that indicates processing resources of the memory system that are available to perform the operation based on receiving the command. In some cases, the memory system may transmit, to the host system, a message comprising the availability parameter, and the host system may delay transmission of one or more pending commands based on receiving the message comprising the availability parameter.

Write quality in memory systems

Methods, systems, and devices for valid data identification for garbage collection are described. In connection with writing data to a block of memory cells, a memory system may identify a portion of a logical address space that includes a logical address for the data. The memory system may set a bit of a bitmap, which may indicate that the block includes data having a logical address within a portion of the logical address space corresponding to the bit. The logical address space may be divided into any quantity of portions, each corresponding to a different subset of a logical-to-physical (L2P) table, and the bitmap may include any quantity of corresponding bits. To perform garbage collection on the block, the bitmap may be used to identify one or more subsets of the L2P table to evaluate to determine whether different sets of data within the block are valid or invalid.

Valid data identification for garbage collection

A memory system may store temperature exception tracking in a temperature log, which may be separate from data to which the temperature information corresponds. A memory device may store data in a relatively higher-level cell and the corresponding temperature information in a relatively lower-level cell. To perform a write operation, the memory system may determine a current temperature at which the data is being written or was written to a partition of a memory device and may indicate in the temperature log if the current temperature is entering a temperature range that is outside a threshold temperature (e.g., a nominal temperature). To perform a read operation, the memory system may determine if the data to read was written to the memory device outside the threshold temperature to determine whether to perform temperature compensation for the read operation.

Temperature exception tracking in a temperature log for a memory system

Methods, systems, and devices for low-power boot-up for memory systems are described. A memory system may be configured to receive, over a first conductive path of a second communication interface, a first indication to boot-up a memory system and a first communication interface associated with the memory system, wherein the first communication interface includes a plurality of conductive paths; receive, over a second conductive path of the second communication interface, a second indication whether to perform a boot-up operation of the memory system using a low-power mode or a high-power mode based at least in part on receiving the first indication; and boot the memory system according to the low-power mode or the high-power mode based at least in part on receiving the second indication.

Low-power boot-up for memory systems

In some implementations, a memory device may detect that data is to be written for a set of temperature profiles. The memory device may write, at respective temperatures corresponding to the set of temperature profiles, multiple copies of the data. The memory device may receive, from a host device, a read request associated with the data. The memory device may detect, based on receiving the read request, a current temperature of the memory device. The memory device may read a copy, from the multiple copies, that is associated with a temperature profile, from the set of temperature profiles, that corresponds to the current temperature of the memory device. The memory device may provide, to the host device, the copy of the data.

Thermal duplication of data

An apparatus can include a memory device and a controller coupled thereto. The controller can be configured to maintain a logical-to-physical (L2P) table including logical block addresses (LBAs). The LBAs are organized as partitions of the L2P table. Each partition of the L2P table includes a respective subset of the LBAs. The controller can be configured to monitor, for each partition of the LBA, a quantity of read/modify/write (R/M/W) operations and a quantity of read operations performed on the memory device at the respective subset of the LBAs. The controller can be configured to for each partition of the L2P table and based on the quantities of R/M/W operations and read operations performed on the memory device at the respective subset of the LBAs, adjust a value of respective granularities of the L2P table.

Adjustment to granularity of logical-to-physical table

Methods, systems, and devices for enhanced data reliability in multi-level memory cells are described. For a write operation, a host device may identify a first set of data to be stored by a set of memory cells at a memory device. Based on a quantity of bits within the first set of data being less than a storage capacity of the set of memory cells, the host device may generate a second set of data and transmit a write command including the first and second sets of data to the memory device. For a read operation, the host device may receive a first set of data from the memory device in response to transmitting a read command. The memory device may extract a second set of data from the first set of data and validate a portion of the first set of data using the second set of data.

Enhanced data reliability in multi-level memory cells

Methods, systems, and devices for techniques for improved write performance modes are described. A memory system and a host system may support a high performance mode to write data to the memory system. For example, the host system may provision a dedicated logical unit of the memory system. Upon detecting an urgent situation, the host system may transmit a command to the memory system to enter the high performance mode. In response to the command, the memory system may abort ongoing operations, such as internal memory management operations. Additionally, the host system and the memory system may configure operational parameters to increase the speed of write operations, such as a trim set for writing data to the logical unit, a bit rate of data transfer between the host system and the memory system, clock speeds of the memory system, or a combination thereof.

Techniques for improved write performance modes

Devices and techniques for enhanced flush transfer efficiency in a storage device are described herein. A flush trigger for a user data write can be identified. Here, user data corresponds to the user data write and was stored in a buffer. The size of the user data stored in the buffer is smaller than a write width for a storage device subject to the write. The difference ins the user data size in the buffer and the write width is buffer free space. Additional data can be marshalled in response to the identification of the flush trigger. Here, the additional data size is less than or equal to the buffer free space. The user data and the additional data can then be written to the storage device.

Write width aligned storage device buffer flush

A system includes a memory device associated with a logical address space, and a processing device, operatively coupled to the memory device. The processing device can provide, to a host system, usable capacity information and supported logical address granularity information for the logical address space. The processing device can obtain, from the host system, a logical address granularity configuration for a partition of the logical address space. The processing device can provide, to the host system, an acknowledgement of receipt of the logical address granularity configuration.

Logical address granularity configurations for logical address space partitions

Methods, systems, and devices for adaptive throughput monitoring are described. In some examples, a memory system may be associated with one or more clocks that are each associated with a respective subcomponent. When the memory system receives a plurality of commands, the memory system may determine a throughput of the commands. Based on the determined throughput, the memory system may adjust a rate of one or more of the clocks.

Growing community of inventors

Boise, ID, United States of America

David Aaron Palmer