Intel Corporation

Daniel Skaba

Tsvika Kurts

Julius Yuli Mandelblat

Geeyarpuram N Santhanakrishnan

Guillermo Savransky

Eilon Hazan

Sharon Elmosnino

Michael Israeli

Itai Samoelov

Jason Ratner

An apparatus for debugging internal signals of integrated circuits is presented. In one embodiment, the apparatus comprises a number of vector registers associated with states of a state machine. A group of registers, associated with a state of the state machine, comprises a mask register an arm register. A comparator compares debug data with contents of the mask register and the arm register to determine a comparison result to be stored in one or more bit positions of the vector register. The apparatus further comprises a triggering logic unit to determine whether or not to trigger a fire event based on the vector registers.

G-ODLAT on-die logic analyzer trigger with parallel vector finite state machine

A high integration integrated circuit may comprise a plurality of processing cores, a graphics processing unit, and an uncore area coupled to an interface structure such as a ring structure. A generic debug external connection (GDXC) logic may be provisioned proximate to the end point of the ring structure. The GDXC logic may receive internal signals occurring in the uncore area, within the ring structure and on the interfaces provisioned between the plurality of cores and the ring structure. The GDXC logic may comprise a qualifier to selectively control the entry of the packets comprising information of the internal signals into the queue. The GDXC logic may then transfer the packets stored in the queues to a port provisioned on the surface of the integrated circuit packaging to provide an external interface to the analysis tools.

Generic debug external connection (GDXC) for high integration integrated circuits

Growing community of inventors

Tel Aviv, Israel

Daniel Skaba