International Business Machines Corporation

Daniel Sazbon-Natansohn

Joaquin Picon

Clement Y Poiraud

A method for storing the control code of a processor in a read only memory ROM (5) and in a read/write memory RAM (7) comprising a code area and a patch area. It consists in virtually dividing the control code in blocks of n instructions, storing the first instruction of each block into the code area of the read/write memory, and storing the n-1 following instructions of each block in the read only memory ROM. When an error is detected in at least one block, the first instruction of said block normally stored in the read/write RAM, is replaced by a branch instruction containing a branch address value so as to point to the patch area where the corrected block is stored. This method is implemented using a specific addressing circuit.

Growing community of inventors

Villeneuve Loubet, France

Daniel Sazbon-Natansohn