Integrated Device Technology, Inc.

Danh LeNgoc

Yeshayahu Mor

Philip A Bourekas

Avigdor Willenz

Scott Revak

A multiplexed address and data bus system provides a minimum pin count with byte enable and burst address counter support. The partitioning of the address bus includes separate byte enables to indicate specifically which bytes of the word are being accessed, and two independent address lines which can function as a counter to support the burst refill. Both block reads or single datum transfers are handled similarly: a single addressing phase with multiple data phases; and all addresses in the memory system; are derived directly from the same pins regardless of whether it is a block read or not. The system allows for low cost packaging while maintaining a variety of system capabilities.

Growing community of inventors

Saratoga, CA, United States of America

Danh LeNgoc