Kabushiki Kaisha Toshiba

Toshiba Electronic Devices & Storage Corporation

Kabuhsiki Kaisha Toshiba

Daisuke Kurose

Tetsuro Itakura

Masanori Furuta

Tsutomu Sugawara

Takafumi Yamaji

Yoshinao Tatebayashi

Hirotomo Ishii

Nobuo Shibuya

Tomohiko Sugimoto

Toshiyuki Umeda

Rui Ito

Hiroki Sakurai

Mai Nozawa

Takeshi Ueno

Akiko Yamada

Shinji Nakatsuka

Sinnyoung Kim

According to one embodiment, an analog-to-digital converter includes a first digital-to-analog converter, a comparator configured to digitally output based on a first clock signal, a clock generator configured to generate the first clock signal from an input clock signal, and a controller configured to control the first digital-to-analog converter. The clock generator sets a cycle of the first clock signal to a first cycle if the input clock signal is at a first logic level, and sets the cycle of the first clock signal to a second cycle shorter than the first cycle if the input clock signal is at a second logic level.

Analog-to-digital converter and wireless communication device

According to one embodiment, an analog-to-digital converter includes: a digital-to-analog converter configured to generate an analog voltage based on a sampled analog signal and a digital code; a clock generator configured to generate a first clock signal; a comparator configured to receive the analog voltage from the digital-to-analog converter, and perform digital output based on the first clock signal; and a controller configured to generate the digital code based on the digital output of the comparator. The clock generator varies a delay period, which is from the end of sampling of the analog signal to the start of generating the first clock signal, for each sampling of the analog signal.

Analog to digital converter and wireless communication device

An impedance measuring circuit has an amplification circuit connected to a target and to amplify a predetermined input signal with a gain corresponding to an impedance in the target and to output an output signal, a peak hold circuit to hold a peak value of the output signal and to output a hold value, and an impedance calculation circuit to calculate the impedance in the target based on the hold value.

Impedance measuring circuit

According to one embodiment, an amplification circuit includes a differential amplifier and a feedback circuit. The differential amplifier includes a sampling circuit that samples a first voltage which is a difference between an adjustment voltage supplied to a first terminal and a first input voltage, and a second voltage which is a difference between the adjustment voltage and a second input voltage. The differential amplifier amplifies the first voltage to output a first voltage signal and amplifies the second voltage to output a second voltage signal. The feedback circuit detects a common mode voltage of the first voltage signal and the second voltage signal, and adjusts the adjustment voltage which is supplied to the first terminal in accordance with the common mode voltage.

Amplification circuit and analog/digital conversion circuit

According to one embodiment, a first AD converter converts a first voltage into a first digital signal. A voltage/time conversion circuit acquires a residual corresponding to a difference between the first voltage and a result of having converted the first digital signal into an analog signal and converts the residual into a time signal according to a voltage in a first capacitor. A time/voltage conversion circuit converts the time signal into a voltage signal according to a voltage in a second capacitor. A second AD converter converts the voltage signal into a second digital signal. A digital processing circuit outputs a third digital signal to adjust a current value of first or the second current sources based on the second digital signal.

Analog/digital conversion circuit

According to one embodiment, an amplifier circuit includes a first converter generating a time signal by voltage-time converting an input signal; a second converter generating an output signal by time-voltage converting the time signal; and a correction circuit outputting a control signal by comparing the time signal and a reference signal. The first converter generates the time signal, based on the control signal.

Amplifier circuit and pipeline type analog-digital converter

According to one embodiment, a digital-to-analog converter includes a plurality of cells. Each cell includes a current source and a differential switch. The current source includes a first transistor arranged in a first region and connected to either a power source or a ground, a second transistor arranged in a second region which is different from the first region and connected directly or indirectly with the first transistor in a cascode configuration, and a metallic interconnect connecting the first region and the second region electrically. The differential switch includes a pair of transistors, each connected to the second transistor and arranged in the second region.

Digital-to-analog converter and wireless communication apparatus

A protection device for an assembled battery includes a sampling capacitor, first switches and second switches to sample the voltages of the battery cells and hold the voltages in the capacitor, a detection unit which detects the voltages of the battery cells based on the voltage sampled by any one of the first switches and the second switches and held on the capacitor and output the detected value, a computing unit which computes an average value of the detected values, a comparator which compares the detected value with the average value so as to obtain a result of comparison indicating a relation in size between the both, and a controller which controls the first switches and the second switches, for the second switches to sample if the detected value obtained by sampling by the first switches is higher than the average value according to the comparison result.

Protection device for assembled battery and assembled battery system containing the same

A magnetic storage device includes a plurality of MRAM memory cells connected to a data transfer line, a clamp transistor connected between the data transfer line and a reading signal line and configured to fixedly hold the potential of the data transfer line, and a reading circuit which is connected to the reading signal line and which reads the storage information of the memory cell. The reading circuit includes a hold switch connected between the reading signal line and a reading node N and configured to hold the potential of the node N, a capacitor connected between the node N and a ground end, a precharging switch connected between the node N and a power source and configured to charge the capacitor, and an inverter to which the potential of the node N is input to generate a digital signal.

Magnetic storage device

There is an apparatus includes a voltage acquiring unit which acquires an inter-terminal voltage of the battery cell; a battery information acquiring circuit which acquires battery information of the battery cell with the acquired voltage being supplied as a power supply voltage and; a transformer configured to have a primary winding and a secondary winding, the primary winding being connected to a common wire; a communication circuit which transmits a signal of the battery information to a management unit, supplied with the acquired voltage as a power supply voltage; a rectification circuit which rectifies a signal of a predetermined frequency from the management unit to generate a DC voltage; and a control circuit which controls the supply of the power supply voltages to the battery information acquiring circuit and the communication circuit, the control circuit being supplied with the DC voltage as a power supply voltage.

Battery information acquiring apparatus

A battery information acquiring apparatus includes a voltage acquiring unit which acquires an inter-terminal voltage of the battery cell; a battery information acquiring circuit which acquires battery information of the battery cell with the acquired voltage being supplied as a first power supply voltage and; a radio circuit which transmits a signal of the battery information to the management unit via the antenna with the acquired voltage being supplied as a second power supply voltage and; a rectification circuit which receives a radio signal from the management unit via the antenna, rectify the received radio signal and generate a DC voltage; and a control circuit which controls supply of the first and second power supply voltages to the battery information acquiring circuit and the radio circuit wherein the control circuit operates with the generated DC voltage being supplied as a third power supply voltage.

In a read circuit, a write circuit writes a data to be stored and/or a test data to the memory cell. A control circuit controls the write circuit to write the test data to the memory cell in a first phase, and to write the test data which is same as the first phase to the memory cell in a second phase. An integrator integrates voltages at one terminal of the memory cell during the first phase to obtain a first integrated voltage, and integrates voltages at one terminal of the memory cell during the second phase to obtain a second integrated voltage. A buffer stores the first integrated voltage. A comparator compares the first integrated voltage from the buffer with the second integrated voltage from the integrator to obtain the data.

Read circuit and read method

A magnetic memory device including a plurality of word lines, a plurality of bit lines which intersect the word lines and are put into groups, a plurality of memory cells which are arranged at intersections between the bit lines and the word lines, each memory cell including a magnetic element and a transistor which are connected in series, a first decoder which sequentially selects the word lines, a second decoder which sequentially drives the bit lines of each group, a weighting adder which performs weighting addition of currents flowing on bit lines in a selected group to generate an added current signal, a current/voltage converter which converts the added current signal into a voltage signal, and an analog-to-digital converter which digitizes the voltage signal.

Magnetic memory device

A magnetic memory device includes a plurality of word lines, a plurality of bit lines arranged to intersect with the word lines, an MRAM cell array including a plurality of magnetic random access memory (MRAM) cells arranged at intersection portions between the word lines and the bit lines, a read current source which supplies a read current to the MRAM cells in a read mode, a sense amplifier which detects terminal voltages of the MRAM cells generated by the read current to generate a detection output signal, a latch circuit which latches the detection output signal to output read data, and a data write circuit which supplies a write current to the MRAM cells depending on write data in a write mode to perform writing and which supplies the write current to the MRAM cells depending on the read data in the read mode to perform rewriting.

A comparator includes a first inverter which is inserted between a power source terminal and one end of a first variable resistor, includes a first FinFET provided with a first gate terminal for receiving a positive phase output signal, and a second gate terminal for receiving a clock signal changing between a first level and a second level, inverts the positive phase output signal, and outputs a negative phase output signal, and a second inverter which is inserted between the power source terminal and one end of a second variable resistor, includes a second FinFET provided with a third gate terminal for receiving the negative phase output signal, a fourth gate terminal for receiving the clock signal, and the same polarity as the first FinFET, inverts the negative phase output signal, and outputs the positive phase output signal.

Growing community of inventors

Kawasaki, Japan

Daisuke Kurose