Samsung Electronics Co., Ltd.

Yonsei University

Dae-son Kim

Jong-Hyeuk Lee

Min-goo Kim

Seung-Hee Han

Se-Hyoung Kim

Hong-Yeop Song

Joon-Sung Kim

Seul-Ki Bae

A method of encoding input data as a polar code includes generating unfrozen bits by adding at least one designated information bit to information bits which have been generated based on the input data, reordering the unfrozen bits and frozen bits by assigning the unfrozen bits to polarized sub-channels having higher reliability than the frozen bits having a value known to both of an encoder and a decoder, and generating a code word by polar-coding results of the reordering may be provided. The at least one designated information bit may have the value known to both the encoder and the decoder.

Polar encoding and decoding using predefined information

A device for decoding input data including first candidate data and second candidate data by using a polar code, the device includes a first path metric processor configured to generate first candidate path metrics based on a first parent path metric by decoding the first candidate data, determine at least one first child path metric among the first candidate path metrics based on first reliability values of the first candidate path metrics; and a second path metric processor configured to generate second candidate path metrics based on a second parent path metric by decoding the second candidate data, and determine at least one second child path metric among the second candidate path metrics based on second reliability values of the second candidate path metrics, a quantity of the at least one first child path metric being different from a quantity of the at least one second child path metric.

Devices for decoding input data by using path metric and decoding methods using the same

A method and apparatus for parallel structured Latin square interleaving in a communication system are provided. The method includes dividing input information bits into sub-blocks according to a parallel processing order, generating a first Latin square matrix or a second Latin square matrix by comparing the parallel processing order with a predetermined threshold, and interleaving by reading out the information bits divided into the sub-blocks according to the generated Latin square matrix.

Method and apparatus for parallel structured Latin square interleaving in communication system

Growing community of inventors

Seoul, South Korea

Dae-son Kim