Taiwan Semiconductor Manufacturing Comp. Ltd.

Cs Tang

Jian-Hsing Lee

Kuo-Feng Yu

Yi-Hsun Wu

A layout structure for an ESD protection circuit includes a first MOS device area having a first and second doped regions of the same polarity disposed at two sides of a first conductive gate layer, and a third doped region disposed along the first doped region at one side of the first conductive gate layer. The third doped region has a polarity different from that of the first and second doped regions, such that the third doped region and the second doped region form a diode for enhancing dissipation of ESD current during a negative ESD event.

Growing community of inventors

Hsinchu, Taiwan

Cs Tang