Lucent Technologies Inc.

Coreoptics, Inc.

Claus Dorschky

Theodor Kupfer

Young-Kai Chen

Herbert Haunstein

Konrad Sticht

Paul Presslein

Matthias Berger

John Paul Mattia

David L Wilson

Rajasekhar Pullela

Mario Reinhold

Christoph Schulien

Roland Seitz

Frank Kunz

Kwangsoo Park

Sean Ortiz

George Georgiou

Carsten Groepper

A clock recovery circuit for use with a high-speed data signal having a low signal to noise ratio is disclosed. The circuit includes a first phase locked loop circuit operating in a fast acquisition mode for acquiring the clock from a data signal, a second phase locked loop circuit for operating in a normal mode to recover the clock signal in the digital data signal once the first phase locked loop circuit has acquired the clock from the data signal, and a switch circuit responsive to switch control signals for switching between the first phase locked loop circuit and the second phase locked loop circuit after the first phase locked loop circuit has acquired the digital data signal.

Clock recovery circuit

A high-speed digital interface circuit for use with an N bit digital data signal is disclosed. The circuit comprises a source device that initially receives the N bit digital data signal, and a sink device that receives the N bit digital data signal from the source device. The N bit digital data signal has a skew when received by the sink device. A skew detection circuit in the sink device detects the skew in the N bit digital data signal and generates a skew detection signal. A line supplies the skew detection signal to the source device. A compensation circuit in the source device receives the skew detection signal and compensates for the skew in the N bit digital data signal.

Method and apparatus for compensating for timing variances in digital data transmission channels

A method for correcting the phase of a clock in a data receiver which receives a data flow representing different signal levels with logical high and low signal values and signal transitions positioned therebetween, wherein the positions of such signal transitions between respective two adjacent logical signal values are evaluated for correcting the phase of the clock. The position of a signal transition between a first pair of signal values on one level () or a second pair of signal values on the other level () is weighted stronger in the evaluation then the positions of signal transitions between adjacent single signal values () of different signal levels.

Method and apparatus for correcting the phase of a clock in a data receiver

In a network where frequency synchronous lower bit rate signals are combined to form a high bit rate signal by using hierarchies of multiplexers, i.e., concatenated multiplexers of different bit rate levels, an apparatus is provided for adjusting the phase deviations that occur between data input signals and a common clock signal. In one embodiment, the apparatus includes delay lines for delaying the input signals of the multiplexers of the lower hierarchies.

Apparatus for adjusting phase

A latch chain having improved input voltage sensitivity. The chain includes a first latch, an amplifier, and a second latch connected in series. The second latch is a conventional latch. The first latch is modified to have a higher sensitivity and lower output voltage swing than conventional latches. The modified latch includes a pair of matched output transistors that generate output voltages and a pair of matched biasing circuits to bias the bases of the output transistors with bias voltages. A sample stage is connected so as to apply first biasing currents to one of the biasing circuits in response to input voltages applied to the first latch during the sample period. In addition, a hold stage is connected so as to apply second biasing currents to the biasing circuits during a hold period. The sample and hold stages are configured to apply different voltage differences between the bases of the output transistors.

Latch chain having improved sensitivity

The propagation of very high frequency signals, e.g., 8 to 10 GHz, via a path printed on a printed wiring board is enhanced by arranging the path so that it simulates a high-quality transmission path at very high frequencies. The path comprises a conventional lead and a series of microstrips, in which the design of the microstrips is optimized to (a) minimize insertion loss and group delay distortion, (b) maximize return loss, and (c) minimize pulse distortion.

Printed wiring board modified gull wing signal lead connection

Growing community of inventors

Eckental, Germany

Claus Dorschky