Csem Centre Suisse D'electronique Et De Microtechnique Sa

Claude Arm

Christian Piguet

Jean-Marc Masgonty

A D-type master-slave flip-flop includes a master unit receiving an input variable and producing two first intermediate variables, a transfer unit including at least two logic gates and a clock connection connected to one input of each of the gates, which are adapted to supply two second intermediate variables as a function of the input variable and the clock signal and are looped to the master unit, and a slave unit to form at least one output variable. Another input of a first gate of the transfer unit is connected to the master unit to receive directly the true value of one of the variables supplied by the master unit. Another input of the second gate of the transfer unit is connected to the master unit to receive therefrom the complement of the same variable. The second intermediate variables are independent of each other. The flip-flop has the advantage that it is insensitive to the slopes of the flanks of the clock signals.

D-type master-slave flip-flop

The disclosure relates to microprocessors and, more particularly, to a system for organizing and a method for the sequencing of the circuits of a microprocessor. The instruction registers are connected in chains and an inhibiting device is associated with each instruction register. Each inhibiting device has its inputs connected to the inputs of the associated register and to the clock circuit a provides and signal for the loading of the associated instruction register when it detects a predetermined combination of digits in the associated register.

Microprocessor instruction pipeline having inhibit logic at each stage

In this device, each processor (P1 to P3) is associated with at least one dressable space (R1 to R3), whereas all the processors and all the addressable spaces are in communication by way of a common communication bus (BC). Between all the processors and each addressable space is connected an intercommunicating connection node (N1 to N3), each connection node including control means (LC, D1, D2) for

Growing community of inventors

Cortaillod, Switzerland

Claude Arm