Advanced Micro Devices Corporation

Intrinsity, Inc.

Christophe Harle

James S Blomgren

Mauricio Breternitz, Jr

Patryk Kaminski

Timothy A Olson

Gary Frost

An approach and a method for efficient execution of nested map-reduce framework workloads to take advantage of the combined execution of central processing units (CPUs) and graphics processing units (GPUs) and lower latency of data access in accelerated processing units (APUs) is described. In embodiments, metrics are generated to determine whether a map or reduce function is more efficiently processed on a CPU or a GPU. A first metric is based on ratio of a number of branch instructions to a number of non-branch instructions, and a second metric is based on the comparison of execution times on each of the CPU and the GPU. Selecting execution of map and reduce functions based on the first and second metrics result in accelerated computations. Some embodiments include scheduling pipelined executions of functions on the CPU and functions on the GPU concurrently to achieve power-efficient nested map reduce framework execution.

Power-efficient nested map-reduce execution on a cloud of heterogeneous accelerated processing units

This invention discloses a group of instructions, blockand blockin a matrix processorthat rearranges data between vector and matrix forms of an A&#xd7;B matrix of datawhere the data matrix includes one or more 4&#xd7;4 sub-matrices of dataThe instructions of this invention simultaneously swaps row or columns between the firstsecondthirdand fourthmatrix registers according to the instructions that perform predefined matrix tensor operations on the data matrix that includes one of the following group of operations: swapping rows between the different individual matrix registers, or swapping columns between the different individual matrix registers. Additionally, successive iterations or combinations of the blockand or blockinstructions perform standard tensor matrix operations from the following group of matrix operations: transpose, shuffle, and deal.

Rearranging data between vector and matrix forms in a SIMD matrix processor

Growing community of inventors

Austin, TX, United States of America

Christophe Harle