Infineon Technologies Ag

Christian Schranz

Richard Gaggl

Peter Pessl

Frederic Pecourt

Bernhard Zojer

Herbert Zojer

Alessandro Fulli

Dietmar Straussnigg

Michael Staber

Joerg Hauptmann

David Schwingshackl

J&ouml;rg Hauptmann

Jorg Hauptmann

Christian Panis

Manfred Preitnegger

Ercan Ramazan

Ramazan Ercan

Herbert Zoler

Manfred Nopp

A device and method are disclosed, whereby the normally complicated and difficult frequency determination is achieved by simply arranged and executed measures, namely by means of larger, smaller and/or equal comparisons and a counting of certain events. The invention further relates to arrangements whereby the noise signal level, or the influence thereof on the verification to be carried out is reduced.

Device and method for checking whether a signal with a predetermined frequency is being received

In the line terminating device, which is provided for transmitting and receiving narrowband low-frequency voice signals and broadband data signals at a higher frequency, the analog reception path is subdivided into two separate analog paths () for voice and data using a balance filter (), which is used for data signal echo cancellation. In the transmission direction, the voice signal path and the data signal path are separated in the digital part by means of digital filters (). The invention is used for voice and data signal separation in xDSL methods, for example, ADSL.Lite.

Line termination device for a telephone subscriber line

In the broadband network access device for transmitting narrowband, low-frequency voice signals and broadband, higher-frequency data signals, the voice data is sampled in the data clock pattern and subsequently decimated. The transmission of the data which has already been decimated to the voice clock to the voice DSP (DSP) is still carried out in the data clock pattern. The conversion to the voice clock pattern is carried out in a synchronization interface (SM), directly upstream of the voice DSP. The same applies correspondingly in the opposite direction of transmission. The invention is used in xDSL methods, for example ADSL.Lite.

Broadband network access device for voice data transmission

The invention relates to a tuning circuit for tuning a filter stage, which has an RC element () with an RC time constant (&#x3c4;), with the RC time constant (&#x3c4;) being the product of the resistance of a resistor (R) in the RC element () and the capacitance of a capacitor (C), which is connected in series with the resistor (R), in the RC element (), having a comparator () for comparison of the voltage which is produced at the potential node () between the resistor (R) and the capacitor (C), with a reference ground voltage; and having a controller () which varies the charge on the capacitor (C) in the RC element () until the comparator () indicates that the voltage which is produced at the potential node () is equal to the reference ground voltage, with the controller () switching a capacitor array () as a function of the charge variation time, which capacitor array () is connected in parallel with the capacitor (C) in the RC element (), in order to compensate for any discrepancy between the RC time constant (&#x3c4;) of the RC element () and a nominal value.

Tuning circuit for a filter

The invention relates to a multistage differential amplifier having an input stage, at which a differential input voltage is present, a load connected to the input stage, a CMFB circuit and an output stage, at which an amplified differential output voltage is output. In order to improve the stability of a common-mode regulating loop, a current source is provided, which additionally feeds current into the regulating loop and thereby ensures that a control voltage for the load does not fall below a predetermined value.

Multistage differential amplifier with CMFB circuit

A sigma-delta analog-to-digital converter includes an integrator and a dither signal generator for generating a digital dither signal, and a plurality of comparators for converting an analog signal received from the integrator into an output digital value. A digital logic unit is in data communication with the digital dither signal and the comparators. The digital logic unit is configured to change the output digital value on the basis of the digital dither signal.

SD-ADC with digital dither signal processing

The present invention is related to an analog/digital converter which includes a multitude of integrating circuits, a 1 bit analog/digital converter and a 1 bit digital/analog converter. The multitude of analog integrating circuits are connected in series and the 1 bit digital/analog converter is connected downstream from the last analog integrating circuit of the series. An output signal of the 1 bit analog/digital converter is transmitted to the 1 bit digital/analog converter, and an output signal of the 1 bit digital/analog converter is subtracted from an input signal of each analog integrating circuit. A multitude of input signals is transmitted via a multiplexer to the first analog integrating circuit of the series-connected analog integrating circuits. Each analog integrating circuit includes a multitude of capacitors which correspond to the multitude of input signals, whereby a capacitor of the multitude of capacitors can be switched each time between an output and an input of the analog integrating circuit. The output signal of the 1 bit digital/analog converter is delayed according to the multitude of input signals.

Growing community of inventors

Villach, Austria

Christian Schranz