Infineon Technologies Ag

Huawei Technologies Co., Limited

Intel Mobile Communications Gmbh

Lantiq Deutschland Gmbh

Lantiq Beteiligungs Gmbh & Co. Kg

Christian Grewing

Stefan Van Waasen

Giuseppe Li Puma

Martin Friedrich

Andreas Wiesbauer

Christoph Sandner

André Hanke

Kay Winterberg

Markus Hammes

Anders Emericks

Anders Jakobsson

Ola Pettersson

Bingxin Li

Detlev Theil

Michael Lewis

Eckhard Brass

Torsten Harms

Jürgen Oehm

Dietolf Seippel

Udo Matter

Harald Doppke

Klaus Getta

Emericks Anders

Rashid Malik

Faramarz Rassouli

Amplifier for an ultra-wideband (UWB) signal receiver having a signal input () for receiving an ultra-wideband signal which is sent by a transmitter () and which is transmitted in a sequence of transmission channels (K.sub.i) (which each have a particular frequency bandwidth) which has been agreed between the transmitter () and the receiver (); a transistor () whose control connection is connected to the signal input (); a resonant circuit () which is connected to the transistor () and whose resonant frequency can be set for the purpose of selecting the transmission channel (K.sub.i) in line with the agreed sequence of transmission channels; and having a signal output () for outputting the amplified ultra-wideband signal, the signal output being tapped off between the transistor () and the resonant circuit.

Ultra-wideband signal amplifier

One embodiment relates to a low intermediate frequency (IF) receiver. The low-IF receiver includes an analog front end that is configured to receive a modulated IQ data signal and provide an in-phase signal and a quadrature signal, where the in-phase signal is phase shifted by approximately 90&#xb0; relative to the quadrature signal. The low-IF receiver further includes a digital processing block, and a single path that provides only one of the in-phase signal and the quadrature signal to the digital processing block. Other receivers and methods are also disclosed.

Low intermediate frequency receiver

A method and apparatus for generating a carrier frequency signal is disclosed. The method includes generating a first frequency signal; injecting a modulation signal at a first point of the two-point modulation architecture; generating a second frequency signal from the modulation signal; introducing the second frequency signal by mixing the first frequency signal and the second frequency signal to generate a mixed frequency signal and outputting the carrier frequency signal selected from the mixed frequency signal.

Method and apparatus for generating a carrier frequency signal

Techniques for frequency synthesis using upconversion PLL processes are described herein.

Frequency synthesis using upconversion PLL processes

A Digital Calibration System for a Phase Locked Loop includes a Tuning Voltage Controller configured to set the tuning voltage to a value; a Phase Difference Quantizer configured to output a phase difference after comparing a phase of the reference signal with a phase of the feedback signal; a Digital Controller configured to receive the phase difference of the PDQ and control a coarse tuning signal such that an average phase difference of the PDQ is 0; and a Frequency Calibration Logic configured to calibrate the feedback signal in response to the output of the DC.

System and method for calibrating output frequency in phase locked loop

A VCO device is described that has pre-compensation. Digitally switchable compensation capacitors are selectively activated to adjust operation of the VCO to mitigate undesirable operational effects. In some example embodiments, the digitally switchable compensation capacitors of the VCO are adjusted to compensate for the effects of activating (from a quiescent state) an output buffer driven by the VCO.

VCO pre-compensation

A method and a device for determining closed loop bandwidth characteristic of a Phase Locked Loop (PLL) () comprising a voltage controlled oscillator (VCO) () controlled by means of a tuning voltage (V) is disclosed. An embodiment of the invention compares the VCO tuning voltage (V) to a low threshold voltage (V) and a high threshold voltage (V), creating an oscillation of the VCO tuning voltage by offsetting the divider value such that the PLL () forces the tuning voltage (V) towards the high threshold voltage (V) when the low threshold voltage (V) is reached, and offsetting the divider value such that said PLL () forces the tuning voltage (V) towards the low threshold voltage (V) when the high threshold voltage (V) is reached, measuring the period of the oscillation between the high and the low threshold voltage of the VCO tuning voltage by counting the number of cycles of a reference clock signal (clk), and comparing the number of reference clock cycles to a reference number of clock cycles to determine the relative loop bandwidth of the PLL ().

Time-domain measurement of PLL bandwidth

Amplifier for an ultra-wideband (UWB) signal receiver having a signal input () for receiving an ultra-wideband signal which is sent by a transmitter () and which is transmitted in a sequence of transmission channels (K) (which each have a particular frequency bandwidth) which has been agreed between the transmitter () and the receiver (); a transistor () whose control connection is connected to the signal input (); a resonant circuit () which is connected to the transistor () and whose resonant frequency can be set for the purpose of selecting the transmission channel (K) in line with the agreed sequence of transmission channels; and having a signal output () for outputting the amplified ultra-wideband signal, the signal output being tapped off between the transistor () and the resonant circuit.

A power control system is described that reuses current from segregated circuits of the mobile device. In some embodiments, the segregated circuits (or 'sections') can be 'stacked' in series (with respect to the power supply) such that power is more efficiently used. The power can be more efficiently used by arranging a first section to reuse current that supplies power to a second section. A power control unit can be used to control regulators.

Power supply scheme for reduced power compensation

A method and an arrangement for processing a received signal which comprises phase-shift modulated or amplitude-quadrature modulated part-signals which are transmitted in a plurality of different frequency bands, wherein the received signal is processed in a plurality of stages in succession, by multiplying all the input signals to each of the stages by two mutually orthogonal signals in each case to form two intermediate signals in each case, wherein the intermediate signals from one stage in each case act as the input signals to whichever is the succeeding stage in the particular case and the received signal acts as the input signal to the first stage, and wherein an in-phase and/or an quadrature component of the individual part-signals in the different frequency bands are determined from the intermediate signals from the last stage. Parallel, simultaneous reception of a plurality of frequency bands can be implemented relatively easily in this way.

Demodulating a signal having multiple frequency bands

Frequency pattern generator () for generating frequency pulses, said generator having a first local oscillator unit (-) for generating a first radio frequency carrier frequency signal (LO), at least one second local oscillator unit (--N,) for generating at least one second radio frequency carrier frequency signal (LO), a switching device () for passing on one of the radio frequency carrier frequency signals (LO, LO) or a zero signal (DC) in a manner dependent on a control signal (CTR), and a mixing stage () for mixing the signal (LO) that has been passed on by the switching device () with a mixing frequency signal (LF) to form a pulsed output signal (RFOUT), the pulsed output signal (RFOUT) having frequency pulses at a respective frequency (f, . . . f) and length (Tp) in a manner dependent on the control signal (CTR).

Low-loss frequency pattern generator

The invention relates to an differential amplifier circuit comprising an amplifier stage comprising a first and a second transistor, the gates of which are connected to differential input terminals of the amplifier stage. The differential amplifier further comprises a temperature compensation circuit comprising a third and fourth transistor. The third transistor is connected to the source of the first transistor and the fourth transistor is connected to the source of the second transistor. Further, the temperature compensation circuit comprises a constant current source connected to the respective sources of the third and fourth transistors. Thereby the temperature compensation circuit is arranged to provide a feedback resistance in dependence on the operating temperature so as to compensate for variations of the resistance of the first and second transistors.

Temperature compensation of small signal gain of an amplifier stage

Circuit arrangement for a wideband mixer () with a multiplicative mixing stage () which exhibits a carrier frequency input () for coupling in a differential carrier frequency signal (LOP, LON), a mixing stage input () for coupling in a predistorted differential input signal (LFPD, LFND), and an output () for coupling out a differential output signal (OUTP, OUTN) which is generated from the differential carrier frequency signal (LOP, LON) and the predistorted differential input signal (LFPD, LFND) by multiplicative mixing, the predistorted differential input signal (LFPD, LFND) being generated from a differential input signal (LFP, LFN) by means of a quadratic predistortion and a linear predistortion.

Growing community of inventors

Sollentuna, Sweden

Christian Grewing