Nxp Usa, Inc.

Freescale Semiconductor,inc.

Chris P Nappi

Khurram Waheed

Alexander Hoefler

Colin MacDonald

Jose A Lyon

Stephen F McGinty

Chris N Stoll

Andrew H Payne

Jayson D Vogler

George R Redford

A scan circuit and methods of operating a scan circuit are provided. The method for operating a scan circuit includes providing a first scan flip-flop which includes an overwrite feature. With the overwrite feature enabled, a change in functional behavior of the first scan flip-flop occurs based on a control signal. The method may further include capturing data at a first input of the first scan flip-flop during a first state of the control signal and resetting captured data by using the overwrite feature during a first transition of the control signal. The method may further include forming a scan chain with one or more of the first scan flip-flops and one or more second scan flip-flops. The second scan flip-flops may include a similar overwrite feature, having the overwrite feature disabled.

Data processing system with built-in self-test and method therefor

An integrated circuit includes a substrate, a master system on the substrate, a slave system on the substrate that is coupled to communicate with the master system, a first clock signal coupled to the master system, and a second clock signal coupled to the slave system. The master system is configured to isolate the slave system from the master system while a first test of the master system is conducted in parallel with a second test of the slave system. The master system uses the first clock signal during the first test and the slave system uses the second clock signal during the second test.

Systems and methods for concurrently testing master and slave devices in a system on a chip

A semiconductor device includes a test port configured to communicate with a test system, a test command controller coupled to communicate with the test port, a peripheral module configured to communicate with the test command controller, a processor, and a test memory configured to communicate with the test command controller and the processor. The test command controller is configured to issue a first set of one or more instructions to test the peripheral module and to issue a second set of one or more instructions to the processor to process information in the test memory resulting from the test of the peripheral module.

Semiconductor device having a test controller and method of operation

Growing community of inventors

Austin, TX, United States of America

Chris P Nappi