Freescale Semiconductor,inc.

Nxp Usa, Inc.

Stmicroelectronics S.r.l.

Stmicroelectronics Gmbh

Nxp B.v.

Chris C Dao

Stefano Pietri

Juxiang Ren

Andre Luis Vilas Boas

Anis Mahmoud Jarrar

Jules D Campbell, Jr

Wenzhong Zhang

V Srinivasan

Scott W Herrin

Patrick M Falvey

Thomas J Rodriguez

Michael A Stockinger

Alfredo Olmos

Dale John McQuirk

Xiankun Jin

Jehoda Refaeli

Colin MacDonald

Robert Scott Ruth

Alan Joseph Carlin

Nicolas Grossier

Yi Zhao

Kushagra Bhatheja

Nicolas Grosssier

Garrin S Felber

Dale J Mcquirk

In an integrated circuit, a bootstrapped switch includes a capacitor and first, second, and third transistors. The first transistor has a first current electrode coupled to a first voltage supply node and a gate electrode coupled to a first circuit node. The second transistor has a first current electrode coupled to a second voltage supply terminal, a second current electrode coupled to a top terminal of the capacitor, and a control electrode coupled to the first circuit node. The third transistor has a first current electrode coupled to the first voltage supply terminal, a control electrode coupled to the first circuit node, and a second current electrode coupled to a body terminal of the second transistor. The fourth transistor has a first current electrode coupled to the body terminal of the second transistor, and a second current electrode coupled to the top terminal of the capacitor.

Bootstrapped switch

An integrated circuit facilitates a self test routine that verifies proper operation of an analog comparator. In response to entering the self test routine, the voltage provided to an input of a comparator is changed from being at an operating voltage supply to being at a self test voltage that is used to verify operation of the comparator. In response to the comparator operating properly, the self test voltage provided to the input of the comparator is replaced with the operating voltage supply, and normal operation resumes. The duration of the self test cycle is based upon the amount of time during which the self test voltage is provided to the comparator is asynchronous in nature, and therefore not a function of a clock signal.

Method for testing comparator and device therefor

A test method and system are provided for testing a switched mode power supply in open loop on an automated test equipment device by applying a low frequency waveform signal () to a compensator filter () and simultaneously capturing and processing the input () and output () to the compensator filter () to determine the phase difference therebetween.

Testing a switched mode supply with waveform generator and capture channel

A substrate bias circuit and method for biasing a substrate are provided. A substrate bias circuit includes a first voltage source, a second voltage source, a diode coupled between the first voltage source and the second voltage source, and a plurality of transistors, each transistor in the plurality of transistors having a substrate terminal. In one example, the first voltage source supplies, via the diode, the substrate terminal of a first transistor of the plurality of transistors during a power-up, and the second voltage source supplies the substrate terminal of the first transistor after the power-up.

Substrate bias circuit and method for biasing a substrate

An amplifier system includes a low offset amplifier having a first signal input, a second signal input, an output, a resistive digital to analog converter (RDAC) coupled between a first amplifying terminal and a second amplifying terminal of the amplifier that provides offset control, and a current supply coupled to the RDAC. The amplifier system further includes a low offset amplifier having a first signal input, a second signal input, an output, a resistive digital to analog converter coupled between a first amplifying terminal and a second amplifying terminal of the amplifier that provides offset control, and a current supply coupled to the RDAC. The amplifier system also further includes a load coupled to the output and to the second input of the amplifier and a controller coupled to the RDAC that provides an offset control of the first and second inputs by controlling the RDAC.

Methods and structures for dynamically reducing DC offset

A semiconductor device including a voltage regulator is disclosed. The voltage regulator may include a multipath amplifier stage, a driver stage coupled to the multipath amplifier stage, a dynamic compensation circuit coupled to the multipath amplifier stage, and a current compensation circuit. The dynamic compensation circuit may be operable to provide a varying level of compensation to the multipath amplifier stage, where the varying level of compensation proportional to a current level associated with the load; and the current compensation circuit may be operable to allow a minimum current level at the driver stage.

Systems and methods for a low dropout voltage regulator

A system having a power on reset circuit including a voltage divide), a multiplexer coupled to two outputs of the voltage divider, a first comparator coupled to the multiplexer and a reference, a logic gate coupled to the first comparator, a second comparator coupled to one of the two outputs of the voltage divider, and an emulation gate coupled to the second comparator.

Devices and method for testing power-on reset voltage

A supply voltage regulation system for an IC including a temperature sensor that detects temperature of the IC, a scaling resistor coupled between a power grid and a feedback node of the IC, a regulator amplifier that compares a voltage of the feedback node with a reference voltage for developing a supply voltage for the IC, and a temperature scaling circuit that drives a scaling current to the scaling resistor via the feedback node to adjust the supply voltage based on temperature. The temperature scaling circuit may include one or more comparators that compare a temperature signal with corresponding temperature thresholds for selectively applying one or more bias currents to the scaling resistor. The scaling resistor may be coupled to a hot point of the power grid. A voltage difference between a hot point of a ground grid may be converted to a bias current applied to the scaling resistor.

Supply voltage regulation with temperature scaling

A voltage regulator includes an amplifier having a first input coupled to a first reference voltage and a second input coupled to a voltage feedback signal; a multiplexer having a first input coupled to an output of the amplifier, a second input coupled to a voltage clamp signal, and a control input; and a control circuit having a first input coupled to an over current indicator, a second input coupled to a no over voltage indicator, a third input coupled to a timer signal, and an output coupled to the control input of the multiplexer.

Voltage regulator with current limiter

An integrated circuit includes a device of a first conductivity type formed in a first well; a voltage regulator configured to provide a bias voltage to the first well based on a first reference voltage which is generated using a first band gap reference generator; and a monitor circuit configured to compare a voltage of the first well to an upper limit and a lower limit of a first voltage range, wherein each of the upper limit and lower limit is provided using a second band gap reference generator, separate from the first band gap reference generator, wherein, in response to determining that the voltage of the first well is outside of the first voltage range, providing a first out of range indicator.

Integrated circuits and methods for monitoring forward and reverse back biasing

A comparator used in a clock signal generation circuit compares two input signals and generates an output signal. The comparator has first and second input transistors coupled to the input signals. First and second hysteresis transistors are coupled between the input transistors and an output stage of the comparator, and apply hysteresis to a comparison of the input signals. First and second hysteresis control transistors are coupled between the input transistors and the hysteresis transistors to isolate the hysteresis transistors from the input transistors under control of a hysteresis enable signal. The comparator is operable in a first mode or a second mode based on a hysteresis enable signal. In the first mode the comparator applies hysteresis to the comparison of the input signals and in the second mode, compares the input signals without hysteresis.

Comparator and clock signal generation circuit

A voltage regulator bypass circuit to control bypass of a voltage regulator of an integrated circuit device, the voltage regulator bypass circuit including a first voltage detector, a second voltage detector, and circuit. The first voltage detector to detect that a core circuitry voltage level is above a first threshold and to assert a first detect signal at an output in response to the detection. The second voltage detector to detect that an unregulated supply voltage is above a second threshold and to assert a second detect signal at an output in response to the detection. The circuit having a first input coupled to the output of the first voltage detector and a second input coupled to the output of the second voltage detector, the circuit to bypass the voltage regulator in response the output of the latch being cleared.

System and method for controlling bypass of a voltage regulator

A voltage regulator includes a transistor, a comparator, and a compensation circuit. The comparator has a first input terminal coupled to receive a clock signal, a second input terminal, and an output terminal coupled to a control electrode of the transistor. The compensation circuit has a first input terminal coupled to receive a reference voltage, a second input terminal coupled to the output terminal of the voltage regulator, and an output terminal coupled to the second input terminal of the comparator. The compensation circuit has a filter circuit. The filter circuit has a first RC time constant during startup of the voltage regulator, and the filter circuit has a second RC time constant during normal operation. Changing the RC time constant for startup prevents an overshoot of an output voltage of the voltage regulator.

Growing community of inventors

Pflugerville, TX, United States of America

Chris C Dao