The 58th Research Institute of China Electronics Technology Group Corporation

Chongchong Mao

Yong Ji

Rongzhen Zhang

A fan-out wafer level multilayer wiring package structure, wherein the package structure comprises a plurality of semiconductor chips, a multilayer interposer, a vertical interconnection interposer, molding materials and a redistribution layer; the back surface of the semiconductor chip is bonded to the back surface of the multilayer wiring interposer with the bonding material, and is placed on the same horizontal plane as the vertical interconnection interposer and packaged as a whole with the molding material, the redistribution layer is provided on the surface of the structure; the semiconductor chip, the multilayer interposer, the conductive material of the vertical interconnection interproser and the solder ball are connected by the conductive metal layer of the redistribution layer to achieve the signal interconnection between the semiconductor chip and the multilayer interposer and the I/O signal transfer of the semiconductor chip.

Growing community of inventors

Jiangsu, China

Chongchong Mao