Texas Instruments Corporation

Massachusetts Institute of Technology

Analog Devices,inc.

Chiraag Juvekar

Srinath Mathur Ramaswamy

Clive D Bittlestone

Anantha P Chandrakasan

Joyce Kwong

Nachiket Venkappayya Desai

Stephen Keith Heinrich-Barna

Utsav Banerjee

Shubham Chandak

Abhijit Kuvar

A method and electronic device for configuring a PUF, wherein: PUF cells are configured to use a signal path; determining a winner of racing pairs of PUF cells in a first round and in a second round wherein winners of the first round are raced; the first and second round are repeated for different signal paths; determining, for each signal path, a comparison metric, wherein the comparison metric is based on the count of the outputs of the PUF cells having the signal path in common; determining an optimum signal path for the PUF from the respective comparison metrics; and configuring the PUF to use the optimum signal path.

Delay based PUF implementation with integrated determination of optimum configuration

Physical unclonable functions (PUFs) are described. The PUFs utilize intrinsic information to determine the confidence level of comparison values. The information about confidence levels may be used to simplify the process of recovering the PUF secret. Since the information about confidence levels may be intrinsic, and not know outside the PUF, the PUF may be secure.

Correcting physical unclonable function errors based on short integers solutions to lattice problems

Systems and methods for implementing confidential communications between nodes of a network provide reduced power consumption, require less memory, and provide improved security, relative to previously-known systems and method. Preferred embodiments implement protocol functions in hardware, as opposed to software, to yield some or all of the foregoing improvements. Some embodiments use a hashing circuit for multiple purposes, while maintaining its ability to compute successive intermediate hash values. Some embodiments improve security of systems using circuits configured to leverage a favorable data format.

Systems for providing secure communications using a protocol engine

Systems and methods for providing secure communications using a protocol engine

Wireless resonant inductive power receivers for achieving detuning for a resonant wireless power transfer system including cooperative power sharing is described. Cooperative power sharing allows for detuning one or more wireless received coupled to a wireless charger to alter the power received at each wireless receiver.

Detuning for a resonant wireless power transfer system including cooperative power sharing

A method and apparatus for achieving detuning for a resonant wireless power transfer system including cryptography is described. Detuning for a resonant wireless power transfer system including cryptography allows for detuning a wireless receiver based upon authentication between the wireless receiver and a wireless charger.

Detuning for a resonant wireless power transfer system including cryptography

Read-only ('RO') data consisting of a physically unclonable function ('PUF') pattern is written to a ferroelectric random-access memory (&#x201c;FRAM&#x201d;) memory array. The FRAM array is baked to imprint the PUF pattern with a selected average depth of imprint and a corresponding average read reliability. The average depth of imprint and corresponding average read reliability are determined during testing after baking. The PUF pattern as read after baking is compared to the PUF pattern as written prior to baking. Additional PUF pattern writing and baking cycles may be performed until the average depth of imprint and associated read reliability reach a first selected level. Integrated circuits determined to be over-imprinted by exceeding a second selected level may be rejected. The first and second levels of PUF pattern imprint are selected such as to produce FRAM arrays with a unique fingerprint for each individual FRAM array-containing integrated circuit.

Dual mode memory array security apparatus, systems and methods

Read-only ('RO') data to be permanently imprinted in storage cells of a memory array are written to the memory array. One or more over-stress conditions such as heat, over-voltage, over-current and/or mechanical stress are then applied to the memory array or to individual storage cells within the memory array. The over-stress condition(s) act upon one or more state-determining elements of the storage cells to imprint the RO data. The over-stress condition permanently alters a value of a state-determining property of the state-determining element without incapacitating normal operation of the storage cell. The altered value of the state-determining property biases the cell according to the state of the RO data bit. The bias is detectable in the cell read-out signal. A pre-written ferroelectric random-access memory ('FRAM') array is baked. Baking traps electric dipoles oriented in a direction corresponding to a state of the pre-written data and forms am RO data imprint.

Growing community of inventors

Cambridge, MA, United States of America

Chiraag Juvekar