National Semiconductor Corporation

Chin Miin Shyu

Peter J Hopper

Peter B Johnson

Yuri Mirgorodski

Alexander H Owens

David Tsuei

A method for making an electrically programmable and erasable memory cell is disclosed. Specifically, a method for creating a floating gate using shallow trench isolation-type techniques is utilized to provide a floating gate having sharply defined tip characteristics. A first insulating layer is formed over a substrate. A conductive material is formed over the first insulating layer. A trench is defined in the conductive layer. This trench is filled with an oxide which is used as a mask to define tips of the floating gate during an etching process which defines the edges of the floating gate. After the floating gate has been etched, a tunneling oxide deposited over the floating gate. A conductive material is then formed over the tunneling oxide.

Growing community of inventors

San Jose, CA, United States of America

Chin Miin Shyu