Hannstar Display Corporation

Hannstar Display (nanjing) Corporation

Chien-Ting Chan

Hsuan-Chen Liu

Sung-Chun Lin

Chia-Hua Yu

Hsien-Tang Hu

Tean-Sen Jen

Kuo-Sheng Lee

Chung-Lin Chang

Yu-Tuan Hsu

Po-Yi Chen

Yu-Cheng Lin

Yi-Chung Juan

Chang-Ching Yeh

Chih-Hsuan Lee

Chien-Chuan Ko

Szu-Yu Fang

Yuan-Te Chao

Chun-Lin Chang

A signal generating circuit for providing signals to a gate driving circuit of a display device is provided. The gate driving circuit has plural shift registers each having a main circuit unit and a discharge circuit unit. The discharge circuit units of at least some of the shift registers are configured to receive a pull-down control signal. The main circuit unit of a first stage shift register of the shift registers is configured to receive a starting signal. The signal generating circuit includes a first circuit unit that is configured to output the pull-down control signal and the starting signal to the gate driving circuit. The starting signal switches from a disabling voltage level to an enabling voltage level at a first time point. The pull-down control signal switches from a disabling voltage level to an enabling voltage level at a second time point before the first time point.

Signal generating circuit and display device

A display panel has an odd-shaped active area and a peripheral area. The display panel includes a substrate, pixel units, gate lines and at least one dummy thin film transistor. The pixel units are disposed on the active area of the substrate. The gate lines are disposed on the substrate, each of the gate lines is coupled to one or more of the pixel units, and the number of pixel units coupled to a first gate line of the gate lines is smaller than the number of pixel units a second gate line coupled to of the gate lines. The dummy thin film transistor is disposed on the substrate, and is coupled to the first gate line.

Notched display panel

A gate driving circuit is provided, which includes shift registers and a reset signal line. The shift registers respectively provide scan signals to gate lines of a display panel. Each shift register includes a precharge unit and pull-up unit. The precharge unit is coupled to a first node and outputs a precharge signal through the first node. The pull-up unit is coupled to the first node and the second node and outputs one of the scan signals to a corresponding one of the gate lines through the second node. The reset signal line is coupled to the shift registers and provides a reset signal to the shift registers. The reset signal is used to reset the shift registers after the shift registers respectively output the scan signals. The reset signal line is arranged between a layout area of the precharge unit and a layout area of the pull-up unit.

Gate driving circuit and display panel

A gate driving circuit and a display panel with the gate driving circuit are provided. The gate driving circuit includes shift registers for providing scan signals to gate lines of the display panel. Each shift register includes a main circuit and a discharge circuit. In the main circuit, a pre-charge unit is coupled to a first node and is configured to output a pre-charge signal to the first node, a pull-up unit is coupled to the first node and a second node and is configured to output an mstage scan signal of the 1to Nstage scan signals to the second node; and a reset unit is coupled to the first node and is configured to receive a reset signal. In the discharge circuit, a pull-down unit is coupled to the first node and the second node and is configured to receive a pull-down control signal.

A display panel includes a substrate having a display region and a peripheral region, first and second sub pixels, first and second gate driving units. The display region includes a first area having first scan lines and first sub pixels and a second area having second scan lines and second sub pixels. A portion of the first sub pixels and a portion of the second sub pixels are respectively electrically connected to the first and second scan line. The first gate driving unit includes a first driving transistor. The second gate driving unit includes a second driving transistor. The number of the first sub pixels driven by the first gate driving unit is less than the number of the second sub pixels driven by the second gate driving unit. The channel width of the first driving transistor is less than the channel width of the second driving transistor.

Display panel and method of improving display quality in peripheral regions thereof

A display panel including a first substrate, a second substrate opposite to the first substrate, and a display medium located between the first substrate and the second substrate is provided. The display panel further includes a plurality of pixel structures, a plurality of data lines and a plurality of scan lines electrically connected to the pixel structures, a first driving unit located at a peripheral area, at least one test line, and at least one first pad located at the peripheral area. Each of the data lines has a first end and a second end opposite to each other. The first driving unit is electrically connected to the first ends of the data lines. The at least one test line is electrically connected to the second ends of at least part of the data lines. The at least one test line is grounded through the at least one first pad.

Display panel having a test line therein

A gate driving circuit and a display panel with the gate driving circuit are provided. The gate driving circuit includes shift registers. The shift registers are configured to respectively provide scan signals to gate lines of a display panel. One of the shift registers includes a pre-charge unit, a pull-up unit and a reset unit. The pre-charge unit is coupled to a first node and is configured to output a pre-charge signal to the first node. The pull-up unit is coupled to the first node and a second node and is configured to output one of the scan signals to the second node. The reset unit is coupled to the first node and the second node and is configured to receive a reset signal. A voltage level of the reset signal switches after the gate driving circuit scans the gate lines sequentially in a frame period.

A shift register and a display apparatus are provided. The shift register includes a pre-charge unit, a pull-up unit, a first pull-down unit and a second pull-down unit. The pre-charge unit receives first and second input signals, and outputs a pre-charge signal via a first node. The pull-up unit receives a pre-charge signal and a clock signal, and outputs a scanning signal via a second node. The first pull-down unit receives the pre-charge signal, first and second pull-down control signals, and controls whether to pull-down the scanning signal to a reference voltage level. The second pull-down unit receives the pre-charge signal, first and second pull-down control signals, and controls whether to keep the scanning signal at the reference voltage level. The duty cycle of the clock signal is less than 50 percent.

Shift register and display apparatus

A thin film transistor substrate having a display region and a peripheral region, and the thin film transistor substrate includes a first substrate, scan lines, data lines, an insulating layer, first thin film transistors, at least one passivation layer and at least one gate driving circuit. The first substrate has an electrostatic protection area and a driving circuit area, and the electrostatic protection area and the driving circuit area are situated in the peripheral region. The scan lines, the data lines and the first thin film transistors are disposed in the display region. The insulating layer includes a gate insulator of the first thin film transistor, and the passivation layer is disposed on the insulating layer. The gate driving circuit is disposed in the driving circuit area. At least one of the passivation layer and the insulating layer are not disposed in the electrostatic protection area.

Thin film transistor substrate and display device

In a shift register, a pre-charge unit is configured to receive a first input signal and output a pre-charge signal to a first node, a pull-up unit is configured to output a scan signal to a second node, and a pull-down unit is configured to receive a pull-down control signal. The pull-down control signal switches from a disable voltage to an enable voltage before the display panel switches from a non-display status to a display status.

Gate driving circuit and display panel with reset function

A liquid crystal display device includes a plurality of pixel units, an electrode line surrounding the pixel units, at least one gate driver coupled with the pixel units via a plurality of gate lines, and at least one electrostatic discharge protection circuit coupled with the at least one gate driver and the electrode line.

Liquid crystal display

The present invention provides a driving circuit and a display device. The driving circuit is disposed on a substrate of the display device. The driving circuit includes thin film transistors (TFTs), a capacitor and clock signal lines. Each of the TFTs includes a gate, a source and a drain. The capacitor is coupled to at least one of the TFTs, and includes a first and a second electrode. The material of the first and the second electrode includes a transparent conductive material. The clock signal lines extend along a first direction. The source and the drain of at least two of the TFTs respectively extend along a second direction. The angle between the first direction and the second direction is between 80 degrees and 100 degrees. At least a partial structure of the capacitor is located in a gap between adjacent ones of the TFTs.

Driving circuit and display device with enhanced moisture prevention capability

The invention provides a gate driving circuit and a display apparatus. The gate driving circuit includes 1to Nstage shift registers for respectively generating and sequentially outputting 1to Nstage scan signals to the display panel, where N is an integer greater than or equal to 4. Each of the shift registers is configured to receive a starting signal, and the starting signal is utilized to trigger the 1and 2stage shift registers to generate the 1and 2stage scan signals respectively, and the starting signal is utilized to reset the 3to Nstage shift registers.

Gate driving circuit and display apparatus

A display panel is provided, and includes a first substrate, a connecting structure, a passivation layer, a second substrate and a sealant. The first substrate has an active area and a peripheral area. The connecting structure is disposed on the first substrate and located in the peripheral area, and is configured to electrically connect different metal layers. The passivation layer is disposed on and covers the connecting structure. The second substrate is disposed opposite to the first substrate. The sealant is sandwiched between the first substrate and the second substrate. In the display panel, a vertical projection of the sealant on the first substrate and a vertical projection of the connecting structure on the first substrate are overlapped.

Display panel and method of fabricating the same

The invention provides a gate driving circuit and a display device. The gate driving circuit is configured to drive a display panel of the display device, and includes shift registers and at least a dummy shift register. The shift registers are respectively configured to generate and output scan signals to scan lines of the display panel, the dummy shift register is configured to generate a dummy scan signal before the scan signals are generated. The dummy scan signal and the scan signals are sequentially generated.

Growing community of inventors

Tainan, Taiwan

Chien-Ting Chan