Hong Kong Applied Science and Technology Research Institute Company, Limited

Chi Tak (Gerry) Leung

Kwok Kuen (David) Kwong

Chik Wai (David) Ng

Wai Kit (Victor) So

Hing Kit Kwan

Po Wah (Patrick) Chang

Wing Cheong Mak

A frequency dithering circuit reduces emissions that cause Electro-Magnetic Interference (EMI) by spreading the spectrum of a clock. The clock sequences a counter that drives a digital count value to a digital-to-analog converter (DAC). The DAC outputs a sawtooth wave with a wide voltage swing. A subtractor scales down the voltage swing to produce a reduced-swing sawtooth wave which is used as an upper limit voltage. Comparators trigger a set-reset latch to toggle the clock when current pumps charge and discharge a capacitor beyond voltage limits. Since the upper limit voltage is the reduced sawtooth wave from the subtractor, the amount of time to charge the capacitor varies, dithering the period of the clock. The degree of dithering can be adjusted by programming the feedback resistance in the subtractor. The subtractor reduces the sensitivity of dithering to errors in the DAC, allowing for an inexpensive, less precise DAC.

Growing community of inventors

Hong Kong, China

Chi Tak (Gerry) Leung