International Business Machines Corporation

Chi Duy Bui

Manoj N Kumar

Philip George Shephard, Iii

Terry Lee Leasure

T W Griffith

Each match word line driver circuit associated with a content addressable memory (CAM) utilizes a scannable latch for testing. The scannable latches associated with a particular CAM are connected together, scan output of one to scan input of the next, forming a scanning latch chain. In test mode the scannable dynamic latch is used either for testing CAM match circuits or for driving word lines to test the RAM array. Testing CAM match circuits is accomplished by patterning the CAM array with known storage values. The match circuitry then compares an effective address to each storage value and the results are scanned out. Testing the RAM array is performed by driving each word line with a known scan value. Each word line responds the scan value and a sense amplifier outputs a RAM array value based on the word line.

System and method of generating dynamic word line from the content addressable memory (CAM) &ldquo;hit/miss&rdquo; signal which is scannable for testability

Growing community of inventors

Austin, TX, United States of America

Chi Duy Bui