Ncr Corporation

Chenyu Chao

Robert O Gunderson

Carson T Schmidt

Jerrold L Allen

Timothy G Goldsbury

Barry L Loges

Gregory D Brinson

Jerry K Herreweyers

A data processing system including an addressable main memory for storing data and directly executable microinstructions, and a central processing chip having a data interface terminal and an instruction terminal. A processor memory bus is connected between the main addressable memory and the central processing chip data interface terminal. An instruction bus is connected between the central processing chip instruction terminal and the addressable memory. The directly executable microinstructions in the addressable main memory are fetched from the main memory by an apparatus which includes an instruction address circuit connected to the processor memory bus and the instruction bus. The instruction address circuit includes a virtual address register circuit for receiving a portion of a virtual address from the instruction bus, and a portion of the mentioned virtual address from the processor memory bus. A virtual-to-real translation circuit in the instruction address circuit translates the virtual address in the virtual address register to a real address in the addressable memory from which an executable microinstruction may be fetched.

Direct execution of software on microprogrammable hardware

Growing community of inventors

San Diego, CA, United States of America

Chenyu Chao