Intel Corporation

Chen Ranel

Yoni Aizik

Efraim Rotem

Arik Gihon

Ido Melamed

Eliezer Weissmann

Paul S Diefenbaugh

Eric C Samson

Alexander Gendler

Nir Rosenzweig

Michael Mishaeli

Robert P Adler

Shaun M Conrad

Esfir Natanzon

Tomer Ziv

Christopher J Lake

Yevgeni Sabin

Nimrod Angel

Hem Doshi

Yoav Ben-Raphael

Ben Furman

Natanel Abitan

Edward Vaiberman

Robert Hesse

Reena Patel

Vijay Degalahal

Techniques and mechanisms for transparently transitioning an interconnect fabric between a first frequency and a second frequency. In an embodiment, the fabric is coupled to an end point device via an asynchronous device. One or more nodes of the fabric operate in a first clock domain based on a clock signal, while the end point device operates in a different clock domain. Controller circuitry changes a frequency of the clock signal by stalling the clock signal throughout a first period of time which is greater than a duration of three cycles of a lower one of the first frequency or the second frequency. After the first period of time, cycling of the clock signal is provided at the second frequency. In another embodiment, the asynchronous device enables the frequency change without preventing communication with the end point device.

Device, method and system for transparently changing a frequency of an interconnect fabric

Embodiments include an autonomous core perimeter, configured to save the state of a core of a multi-core processor prior to the processor package being placed into a low-power state. The autonomous core perimeter of each core is configured to save an image of a microcontroller firmware to an external store if it has not been previously saved by another core, along with the unique working state information of that core's microcontroller. Upon restore, the single microcontroller firmware image is retrieved from the external store and pushed to each core along with each core's unique working state.

Autonomous core perimeter for low power processor states

In one embodiment, an apparatus includes a bulk write circuit to generate a bulk write message to send to a destination agent to cause the destination agent to write data comprising register contents into a plurality of registers, at least some of the plurality of registers comprising non-consecutive registers. The bulk write message may include a first message header, a first chunk header including an address of a first register of a first subset of the plurality of registers, and a first payload portion having the register contents for the first subset of the plurality of registers. Other embodiments are described and claimed.

System, apparatus and method for bulk register accesses in a processor

An apparatus and method for determining thread execution parallelism. For example, a processor in accordance with one embodiment comprises: a plurality of cores to execute a plurality of threads; a plurality of counters to collect data related to the execution of the plurality of threads on the plurality of cores; a dependency analysis module to analyze the data related to the execution of the threads and responsively determine a level of inter-thread dependency; and a control module to responsively adjust operation of the plurality of cores based on the determined level of inter-thread dependency.

Method and apparatus for determining thread execution parallelism

Growing community of inventors

Shoham, Israel

Chen Ranel