Intel Corporation

Marvellworld Trade Ltd.

Chao Xie

Yao Zu Dong

Zhen Zhou

Mingqiu Sun

Jie Li

Bin Yang

Mohammad R Haghighat

Qiming Shi

Tianyou Li

Jia Bao

Yifan Zhang

Dong-Yuan Chen

Xiaokang Qin

Mingwei Shi

Beiyuan Hu

Systems, apparatuses and methods may provide for technology that detects a creation of a thread, dedicates a memory region to objects associated with the thread, and conducts a reclamation of the memory region in response to a termination of the thread. In one example, the memory region is a heap region and the reclamation bypasses at least a pause phase and a copy phase of a garbage collection process with respect to the heap region.

Avoidance of garbage collection in high performance memory management systems

An application and system fast launch may provide a virtual memory address area (VMA) container to manage the restore of a context of a process, i.e., process context, saved in response to a checkpoint to enhance performance and to provide a resource efficient fast launch. More particularly, the fast launch may provide a way to manage, limit and/or delay the restore of a process context saved in response to a checkpoint, by generating a VMA container comprising VMA container pages, to restore physical memory pages following the checkpoint based on the most frequently used or predicted to be used. The application and system fast launch with the VMA container may avoid unnecessary input/output (I/O) bandwidth consumption, page faults and/or memory copy operations that may otherwise result from restoring the entire context of a VMA container without regard to frequency of use.

Application and system fast launch by virtual address area container

Aspects of the disclosure provide a circuit that includes processing circuits and a power mode control circuit. The processing circuits are configured to have at least a first power saving mode and a second power saving mode having different power saving efficiency under different scenarios. The processing circuits are configured to determine a power saving mode for the processing circuits based on a threshold that is a function of one or more operational parameters. Then, the power mode control circuit is configured to receive information from the processing circuits that is indicative of the power saving mode, and control the processing circuits to enter the determined power saving mode.

Method and apparatus for saving power, including at least two power saving modes

Growing community of inventors

Shanghai, China

Chao Xie