Novatek Microelectronics Corp.

Chang-Cheng Huang

Ju-Lin Huang

Shen-Iuan Liu

Keko-Chun Liang

Che-Wei Yeh

Tzu-Chien Tzeng

Yu-Hsiang Wang

A clock and data recovery circuit with jitter tolerance enhancement is provided. The CDR circuit includes: a bang-bang phase detector, a digital filter, a digitally controlled oscillator, and an adaptive loop gain control circuit. The CDR circuit detects a loop bandwidth variation and adjusts the loop bandwidth of CDR circuit by adjusting proportional path and integral path gain factors of the digital filter of the CDR circuit. The loop gain controller uses two methods to adjust the loop gain in CDR circuit: bang-bang adjusting method and linear adjusting method.

Growing community of inventors

Taichung, Taiwan

Chang-Cheng Huang