Ams Ag

Okinawa Institute of Science and Technology

Cathal Cassidy

Franz Schrank

Martin Schrems

Joerg Siegert

Mukhles Ibrahim Sowwan

Vidya Dhar Singh

Jochen Kraft

Jordi Teva

Günther Koppitsch

A novel catalyst includes a plurality of nanoparticles, each nanoparticle including a core made of a catalytic metal and a porous shell surrounding the core, made of metal oxide, the porous shell preserving a catalytic function of the core and reducing reduction of the core and coalescence of the nanoparticles.

Engineering high-performance palladium core magnesium oxide porous shell nanocatalysts via heterogeneous gas-phase synthesis

The semiconductor device comprises a semiconductor wafer with an integrated circuit, formed by a plurality of dies, a further semiconductor wafer, which differs from the semiconductor wafer in diameter and semiconductor material, the semiconductor wafer and the further semiconductor wafer being bonded to one another by means of a bonding layer, and an electrically conductive contact layer arranged on the further semiconductor wafer opposite to the bonding layer.

Semiconductor device for wafer-scale integration

A semiconductor substrate is provided with an annular cavity extending from a front side of the substrate to an opposite rear side. A metallization is applied in the annular cavity, thereby forming a through-substrate via and leaving an opening of the annular cavity at the front side. A solder ball is placed above the opening and a reflow of the solder ball is effected, thereby forming a void of the through-substrate via, the void being covered by the solder ball.

Method of producing a semiconductor device with through-substrate via covered by a solder ball

A semiconductor substrate is provided with a through-substrate via comprising a metallization and an opening. A solder ball is placed on the opening. A reflow of the solder ball is performed in such a way that the solder ball closes the through-substrate via and leaves a void in the through-substrate via.

The semiconductor device comprises a semiconductor substrate () with a metallization () having an upper terminal layer () located at a front side () of the substrate. The metallization forms a through-substrate via () from the upper terminal layer to a rear terminal layer () located opposite to the front side at a rear side () of the substrate. The through-substrate via comprises an annular cavity () and a void (), which may be filled with air or another gas. A solder ball () closes the void without completely filling it. A variety of interconnections for three-dimensional integration is offered by this scheme.

Semiconductor device with through-substrate via covered by a solder ball

A method of forming crystallized semiconductor particles includes: forming amorphous semiconductor particles in a vacuumed aggregation chamber; transporting the amorphous semiconductor particles formed in the vacuumed aggregation chamber to a vacuumed deposition chamber within which a substrate is held; and applying a vapor of a metal catalyst to the amorphous semi-conductor particles while still in transit to the substrate in the vacuumed deposition chamber to induce crystallization of at least portion of the amorphous semiconductor particles via the metal catalyst in the transit, thereby depositing the crystallized semiconductor particles with the metal catalyst attached thereto onto the substrate.

Metal induced nanocrystallization of amorphous semiconductor quantum dots

The method of wafer-scale integration of semiconductor devices comprises the steps of providing a semiconductor wafer (), a further semiconductor wafer (), which differs from the first semiconductor wafer in at least one of diameter, thickness and semiconductor material, and a handling wafer (), arranging the further semiconductor wafer on the handling wafer, and bonding the further semiconductor wafer to the semiconductor wafer. The semiconductor device may comprise an electrically conductive contact layer () arranged on the further semiconductor wafer () and a metal layer connecting the contact layer with an integrated circuit.

Method of wafer-scale integration of semiconductor devices and semiconductor device

The semiconductor device comprises a semiconductor substrate () with a metallization () having an upper terminal layer () located at a front side () of the substrate. The metallization forms a through-substrate via () from the upper terminal layer to a rear terminal layer () located opposite to the front side at a rear side () of the substrate. The through-substrate via comprises a void (), which may be filled with air or another gas. A solder ball () closes the void without completely filling it. A variety of interconnections for three dimensional integration is offered by this scheme.

Semiconductor device with through-substrate via covered by a solder ball and related method of production

The semiconductor device comprises a substrate () of semiconductor material, a contact hole () reaching from a surface () into the substrate, and a contact metallization () arranged in the contact hole, so that the contact metallization forms an internal substrate contact () on the semiconductor material at least in a bottom area () of the contact hole.

Growing community of inventors

Okinawa, Japan

Cathal Cassidy